欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28359 参数 Datasheet PDF下载

CY28359图片预览
型号: CY28359
PDF下载: 下载PDF文件 查看货源
内容描述: 273 MHz的6输出缓冲的DDR400的DIMM [273 MHz 6 Output Buffer for DDR400 DIMMS]
分类和应用: 双倍数据速率
文件页数/大小: 7 页 / 129 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28359的Datasheet PDF文件第1页浏览型号CY28359的Datasheet PDF文件第2页浏览型号CY28359的Datasheet PDF文件第3页浏览型号CY28359的Datasheet PDF文件第4页浏览型号CY28359的Datasheet PDF文件第6页浏览型号CY28359的Datasheet PDF文件第7页  
CY28359  
Absolute Maximum Conditions  
Supply Voltage to Ground Potential..................–0.5 to +4.0V  
DC Input Voltage (except BUF_IN)............ –0.5V to VDD+0.5  
Storage Temperature .................................. –65°C to +150°C  
Static Discharge Voltage ........................................... >2000V  
(per MIL-STD-883, Method 3015)  
Operating Conditions  
Parameter  
VDD2.5  
Description  
Min.  
2.375  
–40  
Typ.  
Max.  
2.625  
85  
Unit  
V
Supply Voltage  
6
5
TA  
Operating Temperature (Ambient Temperature)  
Output Capacitance  
°C  
pF  
pF  
COUT  
CIN  
Input Capacitance  
Electrical Characteristics Over the Operating Range  
Parameter  
Description  
Input LOW Voltage  
Input HIGH Voltage  
Input LOW Current  
Input HIGH Current  
Output HIGH Current  
Test Conditions  
Min.  
Typ.  
Max.  
Unit  
VIL  
VIH  
IIL  
For all pins except SMBus  
2.0  
0.8  
V
V
VIN = 0V  
5
PA  
PA  
mA  
IIH  
VIN = VDD  
5
IOH  
VDD = 2.375V  
VOUT = 1V  
–18  
–32  
IOL  
Output LOW Current  
VDD = 2.375V  
26  
35  
mA  
VOUT = 1.2V  
VOL  
VOH  
IDD  
Output LOW Voltage  
Output HIGH Voltage  
Supply Current  
IOL = 12 mA, VDD = 2.375V  
IOH = –12 mA, VDD = 2.375V  
Unloaded outputs, 273 MHz  
Loaded outputs, 273 MHz  
1.7  
0.6  
V
V
250  
mA  
mA  
V
IDD  
Supply Current  
300  
VOUT  
Output Voltage Swing  
See Test Circuitry (Refer to  
Figure 1)  
0.7  
VDD + 0.6  
VOC  
Output Crossing Voltage  
Input Clock Duty Cycle  
(VDD/2) – 0.2  
48  
VDD/2  
(VDD/2) + 0.2  
52  
V
INDC  
%
.
Switching Characteristics[1]  
Parameter  
Name  
Operating Frequency  
Duty Cycle = t2 yꢀt1  
DDR Rising/Falling Edge Rate[2] Measured between 20% to 80% of  
output (Refer to Figure 1)  
Test Conditions  
Min.  
66  
Measured at VDD/2 for 2.5V outputs. INDC – 2%  
Typ.  
Max.  
273  
Unit  
FO  
TDC  
t3  
MHz  
%
INDC + 2%  
3
1
V/ns  
t4  
Output to Output Skew[2]  
All outputs equally loaded  
100  
ps  
Notes:  
1. Parameter is guaranteed by design and characterization. Not 100% tested in production  
2. All parameters specified with loaded outputs.  
Rev 1.0,November 24, 2006  
Page 5 of 7