欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28344 参数 Datasheet PDF下载

CY28344图片预览
型号: CY28344
PDF下载: 下载PDF文件 查看货源
内容描述: FTG的英特尔奔腾4 CPU和芯片组 [FTG for Intel Pentium 4 CPU and Chipsets]
分类和应用:
文件页数/大小: 21 页 / 217 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28344的Datasheet PDF文件第2页浏览型号CY28344的Datasheet PDF文件第3页浏览型号CY28344的Datasheet PDF文件第4页浏览型号CY28344的Datasheet PDF文件第5页浏览型号CY28344的Datasheet PDF文件第6页浏览型号CY28344的Datasheet PDF文件第7页浏览型号CY28344的Datasheet PDF文件第8页浏览型号CY28344的Datasheet PDF文件第9页  
CY28344
FTG for Intel Pentium 4 CPU and Chipsets
Features
• C
ompatible to Intel® CK-Titan and CK-408 Clock
Synthesizer/Driver Specifications
• System frequency synthesizer for Intel Brookdale (845)
and Brookdale G Pentium® 4 Chipsets
• Programmable clock output frequency with less than
1MHz increment
• Integrated fail-safe Watchdog timer for system
recovery
• Automatically switch to HW-selected or
SW-programmed clock frequency when Watchdog
timer time-out
• Capable of generating system RESET after a Watchdog
timer time-out occurs or a change in output frequency
via SMBus interface
• Support SMBus byte Read/Write and block Read/Write
operations to simplify system BIOS development
• Vendor ID and Revision ID support
• Programmable drive strength support
• Programmable output skew support
• Power management control inputs
Available in 48-pin SSOP
CPU
×3
3V66
×4
PCI
×9
REF
×1
48M
×2
Block Diagram
X1
X2
Pin Configuration
[1]
VDD_REF
REF_2X
XTAL
OSC
PLL 1
PLL Ref Freq
Divider
Network
VDD_CPU
CPU0:2, CPU0:2#,
FS0:4
MULTSEL0
VDD_3V66
3V66_1:3
VDD_3V66
3V66_0/VCH_CLK
VTTPWRGD/PD#
VDD_PCI
PCI_F0:1
PCI0:6
PLL2
VDD_48MHz
48MHz
VDD_REF
X1
X2
GND_REF
^FS0/PCI_F0
^FS1/PCI_F1
VDD_PCI
GND_PCI
PCI0
PCI1
PCI2
PCI3
VDD_PCI
GND_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
3V66_1
3V66_2
3V66_3
RST#
VDD_CORE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF_2X/FS2^
CPU0
CPU0#
VDD_CPU
CPU1
CPU1#
GND_CPU
VDD_CPU
CPU2
CPU2#
MULTSEL0
IREF
GND_CPU
48MHz/FS3^
24_48MHz
VDD_48MHz
GND_48MHz
3V66_0/VCH_CLK/FS4^
VDD_3V66
GND_3V66
SCLK
SDATA
VTTPWRGD/PD#*
GND_CORE
~
24_48MHz
2
SSOP-48
Note:
1. Signals marked with “*” and “^,” respectively, have internal pull-up and
pull-down resistors.
CY28344
SDATA
SCLK
SMBus
Logic
RST#
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 21
www.SpectraLinear.com