欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28344 参数 Datasheet PDF下载

CY28344图片预览
型号: CY28344
PDF下载: 下载PDF文件 查看货源
内容描述: FTG的英特尔奔腾4 CPU和芯片组 [FTG for Intel Pentium 4 CPU and Chipsets]
分类和应用:
文件页数/大小: 21 页 / 217 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28344的Datasheet PDF文件第4页浏览型号CY28344的Datasheet PDF文件第5页浏览型号CY28344的Datasheet PDF文件第6页浏览型号CY28344的Datasheet PDF文件第7页浏览型号CY28344的Datasheet PDF文件第9页浏览型号CY28344的Datasheet PDF文件第10页浏览型号CY28344的Datasheet PDF文件第11页浏览型号CY28344的Datasheet PDF文件第12页  
CY28344  
Data Byte 8 (continued)  
Power On  
Default  
Bit  
Bit 5  
Pin#  
--  
Name  
WD_TIMER4  
Pin Description  
These bits store the time-out value of the Watchdog timer.  
The scale of the timer is determine by the pre-scaler. The  
timer can support values from 150 ms – 4.8 sec when the  
pre-scaler is set to 150 ms. If the pre-scaler is set to 2.5  
sec, it can support a value from 2.5 – 80 seconds. When  
the Watchdog timer reaches “0”, it will set the  
WD_TO_STATUS bit and generate Reset if RST_EN_WD  
is enabled.  
1
1
1
1
1
Bit 4  
Bit 3  
Bit 2  
Bit 1  
--  
WD_TIMER3  
WD_TIMER2  
WD_TIMER1  
WD_TIMER0  
--  
--  
--  
Bit 0  
--  
WD_PRE_SCALER  
0 = 150 ms  
1 = 2.5 sec  
0
Data Byte 9  
Power On  
Default  
Bit  
Pin#  
Name  
Pin Description  
Bit 7  
--  
48MHz_DRV  
48MHz and 24_48MHz clock output drive strength  
0 = Normal  
1 = High Drive  
0
0
0
0
Bit 6  
Bit 5  
Bit 4  
--  
--  
--  
PCI_DRV  
PCI clock output drive strength  
0 = Normal  
1 = High Drive  
3V66_DRV  
RST_EN_WD  
3V66 clock output drive strength  
0 = Normal  
1 = High Drive  
This bit will enable the generation of a Reset pulse when a  
Watchdog timer time-out occurs.  
0 = Disabled  
1 = Enabled  
Bit 3  
Bit 2  
Bit 1  
--  
--  
--  
RST_EN_FC  
WD_TO_STATUS  
WD_EN  
This bit will enable the generation of a Reset pulse after a  
0
0
0
frequency change occurs.  
0 = Disabled  
1 = Enabled  
Watchdog Timer Time-out Status bit  
0 = No time-out occurs (Read); Ignore (Write)  
1 = time-out occurred (Read); Clear WD_TO_STATUS  
(Write)  
0 = Stop and re-load Watchdog timer  
1 = Enable Watchdog timer. It will start counting down after  
a frequency change occurs. Note: CY28344 will generate  
system reset, reload a recovery frequency, and lock itself  
into a recovery frequency mode after a Watchdog timer  
time-out occurs. Under recovery frequency mode,  
CY28344 will not respond to any attempt to change output  
frequency via the SMBus control bytes. System software  
can unlock CY28344 from its recovery frequency mode by  
clearing the WD_EN bit.  
Bit 0  
--  
Reserved  
Reserved  
0
Rev 1.0,November 21, 2006  
Page 8 of 21