欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2277APVC-1 参数 Datasheet PDF下载

CY2277APVC-1图片预览
型号: CY2277APVC-1
PDF下载: 下载PDF文件 查看货源
内容描述: Pentium㈢ / II , 6X86 , K6时钟合成器/驱动器,用于桌面/移动PC与Intel㈢ 82430TX和2个DIMM或3 SO- DIMM内存模块 [Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop/ Mobile PCs with Intel㈢ 82430TX and 2 DIMMs or 3 SO-DIMMs]
分类和应用: 晶体驱动器外围集成电路光电二极管PC时钟
文件页数/大小: 18 页 / 293 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2277APVC-1的Datasheet PDF文件第1页浏览型号CY2277APVC-1的Datasheet PDF文件第2页浏览型号CY2277APVC-1的Datasheet PDF文件第3页浏览型号CY2277APVC-1的Datasheet PDF文件第4页浏览型号CY2277APVC-1的Datasheet PDF文件第6页浏览型号CY2277APVC-1的Datasheet PDF文件第7页浏览型号CY2277APVC-1的Datasheet PDF文件第8页浏览型号CY2277APVC-1的Datasheet PDF文件第9页  
CY2277A  
Byte 1: CPU, 24/48 MHz Active/Inactive  
Register (1 = Active, 0 = Inactive), Default = Active  
Byte 2: PCI Active/Inactive  
Register (1 = Active, 0 = Inactive), Default = Active  
Bit  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
23  
Description  
48/24 MHz (Active/Inactive)  
48/24 MHz (Active/Inactive)  
(Reserved) drive to ‘0’  
Bit  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Description  
(Reserved) drive to ‘0’  
--  
8
22  
--  
PCICLK_F (Active/Inactive)  
PCICLK5 (Active/Inactive)  
PCICLK4 (Active/Inactive)  
PCICLK3 (Active/Inactive)  
PCICLK2 (Active/Inactive)  
PCICLK1 (Active/Inactive)  
PCICLK0 (Active/Inactive)  
16  
14  
13  
12  
11  
9
N/A  
38  
39  
41  
42  
Not Used, drive 0  
CPUCLK3 (Active/Inactive)  
CPUCLK2 (Active/Inactive)  
CPUCLK1 (Active/Inactive)  
CPUCLK0 (Active/Inactive)  
Byte 3: SDRAM Active/Inactive  
Register (1 = Active, 0 = Inactive), Default = Active  
Byte 4: SDRAM Active/Inactive  
Register (1 = Active, 0 = Inactive), Default = Active  
Bit Pin #  
Bit 7 26  
Bit 6 27  
Bit 5 29  
Bit 4 30  
Bit 3 32  
Bit 2 33  
Bit 1 35  
Bit 0 36  
Description  
SDRAM7 (Active/Inactive)  
SDRAM6 (Active/Inactive)  
SDRAM5 (Active/Inactive)  
SDRAM4 (Active/Inactive)  
SDRAM3 (Active/Inactive)  
SDRAM2 (Active/Inactive)  
SDRAM1 (Active/Inactive)  
SDRAM0 (Active/Inactive)  
Bit  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
N/A  
Description  
Not used, drive to ‘0’  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Not used, drive to ‘0’  
Byte 5: Peripheral Active/Inactive  
Register (1 = Active, 0 = Inactive), Default = Active  
Byte 6: Reserved, for future use  
Bit  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Description  
(Reserved) drive to ‘0’  
(Reserved) drive to ‘0’  
(Reserved) drive to ‘0’  
IOAPIC (Active/Inactive)  
(Reserved) drive to ‘0’  
(Reserved) drive to ‘0’  
REF1 (Active/Inactive)  
REF0 (Active/Inactive)  
--  
--  
--  
45  
--  
--  
1
2
Rev 1.0,November 25, 2006  
Page 5 of 18