欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C624AF 参数 Datasheet PDF下载

E0C624AF图片预览
型号: E0C624AF
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 2.3MHz, MICROCONTROLLER, PQFP128, PLASTIC, QFP5-128]
分类和应用: 时钟外围集成电路
文件页数/大小: 7 页 / 78 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C624AF的Datasheet PDF文件第1页浏览型号E0C624AF的Datasheet PDF文件第2页浏览型号E0C624AF的Datasheet PDF文件第3页浏览型号E0C624AF的Datasheet PDF文件第4页浏览型号E0C624AF的Datasheet PDF文件第6页浏览型号E0C624AF的Datasheet PDF文件第7页  
E0C624A  
Analog Circuit Characteristics and Current Consumption  
(Unless otherwise specified: VDD=0V,VSS=-3.0V,VL1=-1.0V,VL2=-2.0V,VL4=-3.0V,VL5=-4.0V,fOSC1=32.768kHz,fOSC3=1MHz,Ta=25°C,C1–C8=0.047µF)  
Characteristic  
Liquid crystal drive voltage  
(Normal mode)  
Symbol  
Condition  
Connect 1Mload resistor between VDD and VL1  
(No panel load)  
Min.  
1/2•VL2  
-0.1  
Typ.  
Max.  
1/2•VL2  
×0.95  
Unit  
V
V
L1  
V
L2  
Connect 1Mload resistor  
between VDD and VL2  
(No panel load)  
LC="0"  
LC="1"  
LC="2"  
LC="3"  
LC="4"  
LC="5"  
LC="6"  
LC="7"  
LC="8"  
LC="9"  
LC="10"  
LC="11"  
LC="12"  
LC="13"  
LC="14"  
LC="15"  
-1.80  
-1.85  
-1.90  
-1.95  
-2.01  
-2.06  
-2.11  
-2.17  
-2.22  
-2.27  
-2.32  
-2.38  
-2.43  
-2.48  
-2.53  
-2.59  
Typ.×1.12  
Typ.×0.88  
V
V
V
V
L4  
L5  
L1  
Connect 1Mload resistor between VDD and VL4  
(No panel load)  
Connect 1Mload resistor between VDD and VL5  
(No panel load)  
3/2•VL2  
2•VL2  
3/2•VL2  
×0.95  
2•VL2  
V
V
×0.95  
Liquid crystal drive voltage  
(Heavy load  
Connect 1Mload resistor  
between VDD and VL1  
(No panel load)  
LC="0"  
LC="1"  
LC="2"  
LC="3"  
LC="4"  
LC="5"  
LC="6"  
LC="7"  
LC="8"  
LC="9"  
LC="10"  
LC="11"  
LC="12"  
LC="13"  
LC="14"  
LC="15"  
-0.92  
-0.95  
-0.97  
-1.00  
-1.03  
-1.05  
-1.08  
-1.11  
-1.13  
-1.16  
-1.18  
-1.21  
-1.24  
-1.26  
-1.29  
-1.32  
protection mode)  
Typ.×1.12  
Typ.×0.88  
V
V
V
V
L2  
L4  
L5  
Connect 1Mload resistor between VDD and VL2  
(No panel load)  
Connect 1Mload resistor between VDD and VL4  
(No panel load)  
Connect 1Mload resistor between VDD and VL5  
(No panel load)  
2•VL1  
3•VL1  
4•VL1  
2•VL1  
×0.90  
3•VL1  
×0.90  
4•VL1  
×0.90  
-2.05  
-2.30  
-2.90  
-3.90  
100  
V
V
V
SVD voltage  
V
V
V
V
SVD0 SVC="0"  
SVD1 SVC="1"  
SVD2 SVC="2"  
SVD3 SVC="3"  
-2.35  
-2.70  
-3.30  
-4.50  
-2.20  
-2.50  
-3.10  
-4.20  
V
V
V
V
SVD circuit response time  
Current consumption  
t
SVD  
µS  
µA  
µA  
µA  
µA  
I
I
I
I
hlt  
During HALT  
No panel load *1  
2.5  
6.5  
400  
5.0  
9.0  
600  
1,500  
EX1  
EX2  
EX3  
During operation at 32kHz  
During operation at 1MHz  
During operation at 2MHz  
No panel load *2  
No panel load *3  
1,000  
1: SVD circuit: OFF status, VSC = "0", OSC1: oscillating with crystal, OSCC= "0"  
2: SVD circuit: OFF status, VSC = "1", OSC1: oscillating with crystal  
3: SVD circuit: OFF status, VSC = "2", OSC1: oscillating with crystal, VSS = -5.0V  
5