RT3661AB
Table 3. SET1 Pin Setting for VDDNB Controller AI Gain Ratio, VDD Controller QR Threshold
RU RD
RU RD
VSET1_IR 80μ
SET1 Pin Setting Voltage
QR Threshold
(VDD)
AI_VDDNB
Min
Typical
50
Max
92.16
Unit
7.84
Disable
20mV
25mV
Disable
20mV
25mV
Disable
20mV
25mV
Disable
20mV
25mV
213.2
250
286.8
25%
50%
100%
0LL
315.88
418.56
623.92
726.6
350
384.12
481.44
676.08
773.4
450
650
750
mV
829.28
1034.64
1137.32
1240
850
870.72
1065.36
1162.68
1260
1050
1150
1250
1450
1550
1445.36
1548.04
1454.64
1551.96
Table 4. TSEN Pin Setting for the Frequency of VDD/VDDNB Controller, VDD Controller Initial Offset and
PHOCP Setting Ratio
VDD PHOCP
RD
VTSEN_DIV 3.2
TSEN Pin Setting Voltage
Frequency
(VDD/VDDNB)
Initial Offset
(VDD)
Setting Ratio
(Percentage of
OCP_SPIKE)
RU RD
Min
Typical
25
Max
Unit
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
mV
6.75
43.25
150%
200%
150%
200%
150%
200%
150%
200%
150%
200%
150%
200%
150%
200%
150%
200%
25mV
0mV
57.25
75
92.75
208.75
259.25
410.75
461.25
612.75
663.25
814.75
865.25
1016.75
1067.25
1218.75
1269.25
1420.75
1471.25
225
241.25
290.75
439.25
488.75
637.25
686.75
835.25
884.75
1033.25
1082.75
1231.25
1280.75
1429.25
1478.75
275
300kHz
425
25mV
50mV
25mV
0mV
475
625
675
825
875
1025
1075
1225
1275
1425
1475
400kHz
25mV
50mV
PHOCP_TH = OCP_SPIKE × (PHOCP Setting Ratio) / M
(M : Phase Number)
Copyright © 2019 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS3661AB-05 May 2019
www.richtek.com
9