P4C1048L
TIMING WAVEFORM OF WRITE CYCLE NO.2 (CE CONTROLLED)(6)
AC TEST CONDITIONS
TRUTH TABLE
Power
Mode
Standby
CE OE WE
I/O
Input Pulse Levels
GND to 3.0V
3ns
H
L
L
L
X
H
High Z
High Z
X
H
H
L
Standby
Active
Active
Active
Input Rise and Fall Times
Input Timing Reference Level
Output Timing Reference Level
Output Load
1.5V
DOUT Disabled
DOUT
DIN
1.5V
Read
Write
L
X
See Fig. 1 and 2
Figure 1. Output Load
Figure 2. Thevenin Equivalent
* including scope and test fixture.
Note:
To avoid signal reflections, proper termination must be used; for example,
a 50Ω test environment should be terminated into a 50Ω load with 1.77V
(Thevenin Voltage) at the comparator input, and a 589Ω resistor must be
used in series with DOUT to match 639Ω (Thevenin Resistance).
Because of the high speed of the P4C1048L, care must be taken when
testing this device; an inadequate setup can cause a normal functioning
part to be rejected as faulty. Long high-inductance leads that cause
supply bounce must be avoided by bringing the VCC and ground planes
directly up to the contactor fingers. A 0.01 µF high frequency capacitor
is also required between VCC and ground.
Document # SRAM129 REV D
Page 7 of 12
PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
