欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM2P5T9070AF-48TR 参数 Datasheet PDF下载

ASM2P5T9070AF-48TR图片预览
型号: ASM2P5T9070AF-48TR
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5V单倍数据速率1:10时钟缓冲器TERABUFFER [2.5V Single Data Rate 1:10 Clock Buffer Terabuffer]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 9 页 / 411 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第1页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第2页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第3页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第5页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第6页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第7页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第8页浏览型号ASM2P5T9070AF-48TR的Datasheet PDF文件第9页  
November 2006  
rev 0.2  
ASM2P5T9070A  
Power Supply Characteristics  
Symbol  
Parameter  
Test Conditions1  
Typ  
Max  
Unit  
Quiescent VDD Power Supply  
Current  
VDD= Max., Reference Clock = LOW  
Outputs enabled, All outputs unloaded  
IDDQ  
1.5  
2
mA  
Dynamic VDD Power Supply  
Current per Output  
IDDD  
VDD= Max., VDD= Max., CL= 0pF  
150  
70  
200  
90  
µA/MHz  
VDD= 2.5V., FREFERENCE CLOCK= 100MHz,  
CL= 15pF  
VDD= 2.5V., FREFERENCE CLOCK= 200MHz,  
CL= 15pF  
Total Power VDD Supply  
Current  
ITOT  
mA  
100  
150  
NOTE:  
1. The termination resistors are excluded from these measurements.  
Input AC Test Conditions  
Symbol  
VIH  
Parameter  
Value  
VDD  
Units  
V
Input HIGH Voltage  
VIL  
VTH  
tR, tF  
Input LOW Voltage  
0
V
V
V/nS  
Input Timing Measurement Reference Level1  
Input Signal Edge Rate2  
VDD/2  
2
NOTES:  
1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.  
2. The input signal edge rate of 2V/nS or greater is to be maintained in the 10% to 90% range of the input waveform.  
AC Electrical Characteristics Over Operating Range4  
Symbol  
Parameter  
Min  
Typ  
Max  
Unit  
Skew Parameters  
tSK(O)  
tSK(P)  
Same Device Output Pin-to-Pin Skew1  
Pulse Skew2  
25  
300  
300  
pS  
pS  
pS  
tSK(PP)  
Part-to-Part Skew3  
Propagation Delay  
tPLH  
Propagation Delay A to Qn  
2
nS  
tPHL  
tR  
tF  
fO  
Output Rise Time (20% to 80%)  
Output Fall Time (20% to 80%)  
Frequency Range  
350  
350  
850  
850  
200  
pS  
pS  
MHz  
Output Gate Enable/Disable Delay  
tPGE  
tPGD  
Output Gate Enable to Qn  
3.5  
3
nS  
nS  
Output Gate Enable to Qn Driven to GL Designated Level  
NOTES:  
1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.  
2. Skew measured is the difference between propagation delay times tPHL and tPLH of any output under identical input and output transitions and load conditions  
on any one device.  
3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at  
identical VDD levels and temperature.  
4. Guaranteed by design.  
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer  
4 of 9  
Notice: The information in this document is subject to change without notice.