欢迎访问ic37.com |
会员登录 免费注册
发布采购

OXMPCI952-LQ-AG 参数 Datasheet PDF下载

OXMPCI952-LQ-AG图片预览
型号: OXMPCI952-LQ-AG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom IC]
分类和应用:
文件页数/大小: 108 页 / 658 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第8页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第9页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第10页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第11页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第13页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第14页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第15页浏览型号OXMPCI952-LQ-AG的Datasheet PDF文件第16页  
OXmPCI952  
OXFORD SEMICONDUCTOR LTD.  
8-bit local bus  
Mode 0  
Dir1  
Name  
Description  
71  
O
UART_Clk_Out Buffered crystal output. This clock can drive external UARTs  
connected to the local bus. Can be enabled / disabled by  
software.  
123  
124  
102  
O(h) LBRST  
Local bus active-high reset  
Local bus active-low reset  
Local bus data out enable. This pin can be used by external  
transceivers; it is high when LBD[7:0] are in output mode and  
low when they are in input mode.  
O
O
LBRST#  
LBDOUT  
108  
O
LBCLK  
Buffered PCI clock. Can be enabled / disabled by software  
Local bus active-low Chip-Select (Intel mode)  
113, 114, 115, 116  
O(h) LBCS[3:0]#  
O(h) LBDS[3:0]#  
Local bus active-low Data-Strobe (Motorola mode)  
Local Bus active-low write-strobe (Intel mode)  
111  
112  
O
LBWR#  
O
O
LBRDWR#  
LBRD#  
Local Bus Read-not-Write control (Motorola mode)  
Local Bus active-low read-strobe (Intel mode)  
Z
Hi-Z  
Permanent high impedance (Motorola mode)  
Local bus address signals  
104, 105, 106, 107  
119, 120, 121, 122  
92, 93, 94, 95  
O(h) LBA[7:0]  
I/O(h) LBD[7:0]  
Local bus data signals  
98, 99, 100, 101  
Parallel port  
Mode 1  
123  
Dir1  
I(h)  
Name  
Description  
ACK#  
Acknowledge (SPP mode). ACK# is asserted (low) by the  
peripheral to indicate that a successful data transfer has  
taken place.  
I(h)  
I(h)  
I(h)  
INTR#  
PE  
BUSY  
Identical function to ACK# (EPP mode).  
122  
121  
Paper Empty. Activated by printer when it runs out of paper.  
Busy (SPP mode). BUSY is asserted (high) by the peripheral  
when it is not ready to accept data  
I(h)  
WAIT#  
Wait (EPP mode). Handshake signal for interlocked IEEE  
1284 compliant EPP cycles.  
107  
OD(h) SLIN#  
Select (SPP mode). Asserted by host to select the peripheral  
O(h) ADDRSTB#  
Address strobe (EPP mode) provides address read and write  
strobe  
120  
119  
106  
I(h)  
I(h)  
SLCT  
ERR#  
Peripheral selected. Asserted by peripheral when selected.  
Error. Held low by the peripheral during an error condition.  
Initialise (SPP mode). Commands the peripheral to initialise.  
OD(h) INIT#  
O(h) INIT#  
OD(h) AFD#  
Initialise (EPP mode). Identical function to SPP mode.  
Auto Feed (SPP mode, open-drain)  
105  
O(h) DATASTB#  
Data strobe (EPP mode) provides data read and write strobe  
DS-0020 Jun 05  
Page 12