欢迎访问ic37.com |
会员登录 免费注册
发布采购

OXCB950 参数 Datasheet PDF下载

OXCB950图片预览
型号: OXCB950
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的高性能UART的Cardbus / 3.3V PCI接口 [Integrated High Performance UART Cardbus / 3.3v PCI interface]
分类和应用: PC
文件页数/大小: 67 页 / 598 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号OXCB950的Datasheet PDF文件第2页浏览型号OXCB950的Datasheet PDF文件第3页浏览型号OXCB950的Datasheet PDF文件第4页浏览型号OXCB950的Datasheet PDF文件第5页浏览型号OXCB950的Datasheet PDF文件第7页浏览型号OXCB950的Datasheet PDF文件第8页浏览型号OXCB950的Datasheet PDF文件第9页浏览型号OXCB950的Datasheet PDF文件第10页  
OXCB950  
OXFORD SEMICONDUCTOR LTD.  
capabilities for Power Management and supporting the power states D0, D2 and D3. This achieves significant power savings by  
allowing device drivers to power down the cardbus/PCI function and disable the UART channel.  
A ‘wake-up’ event (the ‘power management event’) is requested via the PME# (PCI) or CSYSCHG (cardbus) pins from either of  
the power states D2 or D3, by the UART line RI (for power state D3), and any modem line and the Serial Data In (for power state  
D2).  
Optional EEPROM:  
TM  
The OXCB950 can be reconfigured from an external Microwire based EEPROM. However, this is not required in many  
applications as default values are provided for typical applications. Features available via the use of the EEPROM include  
redefining device ID’s and vendor/sub-vendor ID fields in the PCI header space, cardbus-to-pci mode change, redefining Tuple  
Information (relevant to cardbus applications only), and selectively enabling/disabling interrupts, powerdown and wakeup  
requests.  
2 BLOCK DIAGRAM  
AD[31:0]  
C/BE[3:0]  
SOUT  
CLK  
SIN  
FRAME#  
DEVSEL#  
RTS  
IRDY#  
DTR  
UART  
TRDY#  
Function 0  
CTS  
PCI  
STOP#  
DSR  
3.3V or  
PAR  
CardBus  
DCD  
SERR#  
Interface  
RI  
PERR#  
RST#  
IDSEL  
INTA#  
PME#  
SLEW_RATE  
MIO[1:0]  
Interrupt logic  
MIO pins  
XTALO  
XTALI  
Clock &  
Baud rate  
Generator  
EE_DO  
EE_DI  
EEPROM  
interface  
EE_CK  
EE_CS  
DS-0033 Sep 05  
External-Free Release  
Page 6