欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9044A-XXACVWA 参数 Datasheet PDF下载

ML9044A-XXACVWA图片预览
型号: ML9044A-XXACVWA
PDF下载: 下载PDF文件 查看货源
内容描述: 点阵LCD控制器驱动程序 [DOT MATRIX LCD CONTROLLER DRIVER]
分类和应用: 显示控制器微控制器和处理器外围集成电路驱动时钟
文件页数/大小: 64 页 / 689 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9044A-XXACVWA的Datasheet PDF文件第2页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第3页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第4页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第5页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第7页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第8页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第9页浏览型号ML9044A-XXACVWA的Datasheet PDF文件第10页  
PEDL9044A-04  
OKI Semiconductor  
ML9044A-xxA/xxB  
Symbol  
Description  
The input pins for test circuits (normally open). Each of these pins is equipped with a  
pull-down resistor, so this pin should be left open.  
T1, T2, T3  
VDD  
The power supply pin.  
GND  
The ground level input pin.  
The input pin to select the serial or parallel interface.  
“L” selects the parallel interface.  
“H” selects the serial interface.  
S/P  
The pin to enable this IC in the serial l/F mode.  
“L” enables this IC.  
CS  
“H” disables this IC.  
This pin should be open in the parallel l/F mode.  
The pin to input shift clock in the serial l/F mode.  
Data inputting to the SI pin is carried out synchronizing with the rising edge of this  
clock signal.  
SHT  
Data outputting from the SO pin is carried out synchronizing with the falling edge of  
this clock signal.  
This pin should be open in the parallel l/F mode.  
The pin to input DATA in the serial l/F mode.  
Data inputting to this pin is carried out synchronizing with the rising edge of the SHT  
signal.  
Sl  
This pin should be open in the parallel l/F mode.  
The pin to output DATA in the serial l/F mode.  
Data inputting to this pin is carried out synchronizing with the falling edge of the SHT  
signal.  
SO  
This pin should be open in the parallel l/F mode.  
NC pin.  
DUMMY  
Leave this pin open.  
6/64