FEDL87V2107-01
OKI Semiconductor
ML87V2107
2.2.4 Memory Control Setting 2 (phase adjustment)
SUB_ADDRESS = 44h(W/R): Input system memory control vertical phase adjustment setting
DATA_BIT
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
0
NPVWE
Register name (Reserved) (Reserved) (Reserved) (Reserved)
3
2
1
SUB_ADDRESS = 45h(W/R): Input system memory control horizontal phase adjustment setting
DATA_BIT
BIT7
BIT6
BIT5
BIT4
NPHWE
4
BIT3
BIT2
2
BIT1
1
BIT0
0
Register name
7
6
5
3
NPVWE[3:0] Initial value: 1000; Setting range: 0001 to 1111
When INSINV = 0, sets the number of lines (IHS input count) from the IVS fall position up to the
vertical standard write start position.
When IVSINV = 1, the number of lines is set from the IVS rise position.
NPHWE[7:0] Initial value: 1000_0000; Setting range: 0000_0001 to 1111_1111
When IHSINV = 0, sets the number of pixels from the IHS rise position up to the horizontal standard
write start position.
When IHSINV = 1, sets the number of pixels from the IHS fall position.
110/152
OKI [ OKI ELECTRONIC COMPONETS ]
