¡ Semiconductor
3.2 NAND Flash Memory Interface
Signal Name Type
maio [7:0]
macle
maale
maren
mawen
marbn
mbio [7:0]
mbcle
mbale
mbren
mbwen
mbrbn
mctl
mcen [7:0]
B
O
O
O
O
I
B
O
O
O
O
I
I
O
Pin Count
8
1
1
1
1
1
8
1
1
1
1
1
1
8
Port A I/O bus
Description
ML54051
Port A command latch enable signal (signal to control latching of an
operation command into a device)
Port A address latch enable signal (signal to control latching of an address
or input data into a device)
Port A read enable signal
Port A write enable signal (signal to latch data into a device)
Port A ready/busy signal (signal to check internal status of device)
Port B I/O bus
Port B command latch enable signal (signal to control latching of an
operation command into a device)
Port B address latch enable signal (signal to control latching of an address
or input data into a device)
Port B read enable signal
Port B write enable signal (signal to latch data into a device)
Port B ready/busy signal (signal to check internal status of device)
Chip enable signal mode select (mcen[7:0] control)
Chip enable signals
mct1 = 0 : Chip enable signal
mct1 = 1 : Chip select and chip enable signals
mwpn
O
1
Total 36 pins
Write protect signal (signal to forcibly prohibit write and erase operations)
*
*
mcen[7:0] performs 2 types of operations depending upon the mctl signal.
If mctl = 0, mcen[7:0] functions as the chip enable signals.
If mctl = 1, mcen[5:1] functions as the chip select signals and mcen[0] functions as the chip
enable signal.
In the latter case, mcen[5:1] and mcen[0] must be connected to an external decoder and
mcen[7:6] are not used.
In an external CPU connection mode, mctl and mcen[7:6] function as control signals (xpsen,
xrst, xclk, respectively) for the extended bus.
4/33
OKI [ OKI ELECTRONIC COMPONETS ]
