欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML2302TS 参数 Datasheet PDF下载

ML2302TS图片预览
型号: ML2302TS
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 音频合成器集成电路消费电路商用集成电路先进先出芯片PC
文件页数/大小: 24 页 / 199 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML2302TS的Datasheet PDF文件第1页浏览型号ML2302TS的Datasheet PDF文件第2页浏览型号ML2302TS的Datasheet PDF文件第3页浏览型号ML2302TS的Datasheet PDF文件第4页浏览型号ML2302TS的Datasheet PDF文件第6页浏览型号ML2302TS的Datasheet PDF文件第7页浏览型号ML2302TS的Datasheet PDF文件第8页浏览型号ML2302TS的Datasheet PDF文件第9页  
FEDL2302DIGEST-05  
OKI Semiconductor  
ML2302  
PIN DESCRIPTIONS  
Pin  
Pin  
(TQFP)  
Symbol  
D7 to 0  
WR  
Type  
I/O  
I
Description  
(WCSP)  
H2, G2,  
F2, G1,  
F3, F1,  
E2, E1  
Bidirectional data bus.  
Command and data inputs from an external microcontroller and  
memory, and status and data outputs to an external  
microcontroller and memory.  
1 to 8  
47  
Write pulse input pin. This pin pulses “L” when command or  
voice data is input to D7 to D0 pins.  
G7  
Read pulse input pin. This pin pulses “L” when status or voice  
data is output to D7 to D0.  
H9  
J2  
48  
64  
63  
RD  
CS  
I
I
I
Accepts write pulse and read pulse when this pin is “L”.  
Voice data is input or output to and from D7 to D0 when this pin  
is “H”.  
G3  
D/C  
This pin outputs a “L” level during RECORDING, PLAYBACK,  
or PAUSE.  
H3  
E7  
62  
41  
BUSY  
O
O
CBUSY  
Accepts a command during this pin is “H”.  
“H” indicates that there is no data in FIFO memory.  
During playback, voice synthesis starts when EMP changes to  
“L”. Active “H” can be changed to active “L”.  
“H” level indicates that there is more than half of the FIFO  
memory.  
F8  
F7  
43  
44  
EMP  
MID  
O
O
“H” level indicates that FIFO memory is full of data. During  
playback, this pin is “H” and data cannot be written in FIFO  
memory. During recording, data is not written after FIFO  
memory is full of data.  
G9  
45  
FUL  
O
Active “H” can be changed to active “L”.  
This pin should be set at a “L” level normally and be set at a “H”  
level when DMA is used.  
F9  
H5  
42  
55  
CH  
I
When DMA transfer is selected, “H” level DREQL outputs a  
signal to request a DMA transfer. Active “H” can be changed to  
active “L”.  
DREQL  
O
Input to DACKL a signal when DMA transfer is permitted by the  
DMA controller. when DACKL is “L”, IOW and IOR signals are  
accepted.  
J5  
56  
DACKL  
I
Active “L” can be changed to active “H” by command input.  
If DMA transfer is not used, set this pin to “H” level.  
Write pulse Input pin to write external memory data to ML2302  
during DMA transfer. If DMA transfer is not used, set this pin to  
“H” level.  
G6  
J6  
54  
53  
IOW  
IOR  
I
I
Read pulse input pin to read data of ML2302 during DMA  
transfer.  
If DMA transfer is not used, set this pin to “H” level.  
16-bit serial data input pin when external A/D converter is used.  
If external A/D converter is not used, set this pin to “L” level.  
16-bit serial data input pin when external D/A converter is used.  
H4  
G4  
59  
60  
ADSD  
DASD  
I
O
5/24