欢迎访问ic37.com |
会员登录 免费注册
发布采购

MK31VT864A-8YC 参数 Datasheet PDF下载

MK31VT864A-8YC图片预览
型号: MK31VT864A-8YC
PDF下载: 下载PDF文件 查看货源
内容描述: 8,388,608字×64位同步动态RAM模块( 1BANK ) [8,388,608 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (1BANK)]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 11 页 / 106 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号MK31VT864A-8YC的Datasheet PDF文件第2页浏览型号MK31VT864A-8YC的Datasheet PDF文件第3页浏览型号MK31VT864A-8YC的Datasheet PDF文件第4页浏览型号MK31VT864A-8YC的Datasheet PDF文件第5页浏览型号MK31VT864A-8YC的Datasheet PDF文件第7页浏览型号MK31VT864A-8YC的Datasheet PDF文件第8页浏览型号MK31VT864A-8YC的Datasheet PDF文件第9页浏览型号MK31VT864A-8YC的Datasheet PDF文件第10页  
MK31VT864A-8YC 98.07.17  
DC CHARACTERISTICS  
(Vcc=3.3V ± 0.3V, Ta = 0 to 70 °C)  
Condition  
Others  
IOH = -2.0mA  
Module Spec.  
Unit  
Note  
Parameter  
Symbol  
CKE  
Min.  
Max.  
VOH  
VOL  
ILI  
Output High Voltage  
Output Low Voltage  
Input Leakage Current  
-
-
-
2.4  
-
-
V
V
I
OL = 2.0mA  
-
0.4  
40  
-40  
µA  
Output Leakage  
Current  
ILO  
-
-
-5  
5
µA  
Average Power Supply  
Current  
(Operating)  
tCC=min.  
tRC=min.  
No Burst  
ICC  
1
CKE V  
1, 2  
3
-
1000  
240  
48  
mA  
IH  
IH  
Power Supply Current  
(Stand by)  
ICC  
2
CKE V  
tCC=min.  
-
-
mA  
mA  
Average Power  
Supply Current  
(Clock Suspension)  
Average Power  
Supply Current  
(Active Stand by)  
Power Supply  
Current (Burst)  
Power Supply  
Current  
(Auto-Refresh)  
Average Power  
Supply Current  
(Self-Refresh)  
Average Power  
Supply Current  
(Power down)  
ICC  
3S  
CKE V  
tCC=min.  
2
IL  
CKE V  
/CS V  
IH  
,
ICC  
3
tCC=min.  
3
1, 2  
2
-
-
-
480  
1320  
1480  
mA  
mA  
mA  
IH  
ICC  
4
CKE V  
tCC=min.  
tCC=min.  
IH  
IH  
ICC  
5
CKE V  
t
RC=min.  
ICC  
6
tCC=min.  
tCC=min.  
CKE 0.2V  
-
-
8
mA  
mA  
ICC  
7
CKE V  
16  
IL  
Notes: 1.  
Measured with the output open.  
2.  
3.  
Address and data can be changed once or not be changed during one cycle.  
Address and data can be changed once or not be changed during two cycle.  
MODE SET ADDRESS KEYS  
Write Burst  
Write Burst  
Burst Write  
Single bit Write  
/CAS Latency  
A6 A5 A4 CL  
Burst Type  
BT  
Burst Length  
A2 A1 A0 BT=0  
Reserved Reserved  
A9  
0
1
A3  
0
1
BT=1  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Reserved  
Reserved  
2
Sequential  
Interleave  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2
4
8
2
4
8
3
Reserved  
Reserved  
Reserved  
Reserved  
Reserved Reserved  
Reserved Reserved  
Reserved Reserved  
Full page Reserved  
Note:  
A7, A8, A10, A11, BA0, BA1 and All should stay "L" during mode set cycle.  
Page 6/11