欢迎访问ic37.com |
会员登录 免费注册
发布采购

FEDL7204-001DIGEST-01 参数 Datasheet PDF下载

FEDL7204-001DIGEST-01图片预览
型号: FEDL7204-001DIGEST-01
PDF下载: 下载PDF文件 查看货源
内容描述: 该ML7204-001是语音编解码器的VoIP 。 [The ML7204-001 is a speech CODEC for VoIP.]
分类和应用: 解码器编解码器
文件页数/大小: 42 页 / 792 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第4页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第5页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第6页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第7页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第9页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第10页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第11页浏览型号FEDL7204-001DIGEST-01的Datasheet PDF文件第12页  
FEDL7204-001DIGEST-01
OKI Semiconductor
ML7204-001
Pin
TQFP100
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
QFP64
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Symbol
I/O
When
PDNB
= “0”
“0”
I
I
I
I
I
I
I
I
I
I
I
I
I
“Hi-z”
“Hi-z”
I
“L”
“Hi-z”
“Hi-z”
I
“H”
Description
Power-down input
“0”: Power-down reset
”1”: Normal operation
General-purpose I/O port B[0]
General-purpose I/O port B[1]
SYNC/BCLK input-output control input
“0”: SYNC/BCLK are configured to be input
“1”: SYNC/BCLK are configured to be output
General-purpose I/O port B[2]
General-purpose I/O port B[3]
Digital ground (0.0 V)
General-purpose I/O port B[4]
General-purpose I/O port B[5]
General-purpose I/O port A[0] [5 V tolerant pin]
Secondary function: Input pin for dial pulse detection
General-purpose I/O port A[1] [5 V tolerant pin]
(Unused)
(Unused)
General-purpose I/O port A[2] [5 V tolerant pin]
Secondary function: Output pin for dial pulse transmission
General-purpose I/O port A[3] [5 V tolerant pin]
Analog power supply
(Unused)
AMP0 non-inverting input
AMP0 inverted input
AMP0 output (10 kΩ driving)
(Unused)
AMP1 output (10 kΩ driving)
AMP1 inverted input
(Unused)
Analog signal ground (1.4 V)
AMP2 output (10 kΩ driving)
AMP3 output (10 kΩ driving)
Analog ground (0.0 V)
(Unused)
(Unused)
Digital ground (0.0 V)
12.288 MHz crystal interface, 12.288 MHz clock input
(Unused)
12.288 MHz crystal interface
PDNB
GPIOB[0]
GPIOB[1]
CLKSEL
GPIOB[2]
GPIOB[3]
DGND1
GPIOB[4]
GPIOB[5]
GPIOA[0]/DPI
GPIOA[1]
NC
NC
GPIOA[2]/DP
O
GPIOA[3]
AVDD
NC
AIN0P
AIN0N
GSX0
NC
GSX1
AIN1N
NC
AVREF
VFRO0
VFRO1
AGND
NC
NC
DGND2
XI
NC
XO
I
I/O
I/O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I
O
O
I
O
O
O
I
O
8/42