欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM6A9160TSC-4G 参数 Datasheet PDF下载

EM6A9160TSC-4G图片预览
型号: EM6A9160TSC-4G
PDF下载: 下载PDF文件 查看货源
内容描述: [8M x 16 DDR Synchronous DRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 65 页 / 535 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM6A9160TSC-4G的Datasheet PDF文件第2页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第3页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第4页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第5页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第7页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第8页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第9页浏览型号EM6A9160TSC-4G的Datasheet PDF文件第10页  
EM6A9160  
EtronTech  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3  
shows the truth table for the operation commands.  
Table 3. Truth Table (Note (1), (2))  
Command  
BankActivate  
State  
CKEn-1 CKEn DM BA0,1 A10 A0-9,11  
CS RAS CAS  
WE  
H
L
Idle(3)  
Any  
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
X
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address  
L
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
H
L
H
L
X
X
L
L
H
H
H
L
BankPrecharge  
PrechargeAll  
L
H
L
X
X
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Column  
address  
(A0 ~ A8)  
Write  
Write and AutoPrecharge  
Read  
H
L
L
L
Column  
address  
(A0 ~ A8)  
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
Extended MRS  
No-Operation  
H
L
OP code  
L
Idle  
OP code  
L
L
L
Any  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Burst Stop  
Active(4)  
Any  
Device Deselect  
AutoRefresh  
X
H
H
X
H
X
H
X
H
X
V
X
H
X
X
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
H
X
H
X
H
X
H
X
V
X
H
X
X
X
H
X
H
X
H
X
V
X
H
X
X
(SelfRefresh)  
Precharge Power Down Mode  
Entry  
Idle  
H
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Precharge Power Down Mode  
Exit  
Any  
(PowerDown)  
Active Power Down Mode Entry  
Active  
H
L
Active Power Down Mode Exit  
Any  
H
(PowerDown)  
Data Input Mask Disable  
Data Input Mask Enable(5)  
Active  
Active  
H
H
X
X
L
X
X
X
X
X
X
H
Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BA signal.  
4. Device state is 2, 4, and 8 burst operation.  
5. LDM and UDM can be enabled respectively.  
6
Rev. 1.3  
Apr. /2014