欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM565161BJ-70 参数 Datasheet PDF下载

EM565161BJ-70图片预览
型号: EM565161BJ-70
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×16的低功耗SRAM [512K x 16 Low Power SRAM]
分类和应用: 静态存储器
文件页数/大小: 13 页 / 792 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM565161BJ-70的Datasheet PDF文件第1页浏览型号EM565161BJ-70的Datasheet PDF文件第2页浏览型号EM565161BJ-70的Datasheet PDF文件第3页浏览型号EM565161BJ-70的Datasheet PDF文件第4页浏览型号EM565161BJ-70的Datasheet PDF文件第6页浏览型号EM565161BJ-70的Datasheet PDF文件第7页浏览型号EM565161BJ-70的Datasheet PDF文件第8页浏览型号EM565161BJ-70的Datasheet PDF文件第9页  
Et r on Tech  
EM565161  
AC Characteristics and Operating Conditions (Ta = -40°C to 85°C, V  
= 2.3V to 3.6V)  
DD  
Read Cycle  
EM565161  
-55 -70  
Min Max Min Max  
Symbol  
Parameter  
Unit  
t
Read cycle time  
55  
70  
RC  
t
Address access time  
55  
55  
55  
25  
55  
70  
70  
70  
35  
70  
AA  
t
Chip Enable (CE1#) Access Time  
Chip Enable (CE2) Access Time  
Output enable access time  
CO1  
t
CO2  
t
OE  
t
Data Byte Control Access Time  
BA  
t
Chip Enable Low to Output in Low-Z  
Output enable Low to Output in Low-Z  
Data Byte Control Low to Output in Low-Z  
Chip Enable High to Output in High-Z  
Output Enable High to Output in High-Z  
Data Byte Control High to Output in High-Z  
Output Data Hold Time  
10  
5
10  
5
ns  
LZ  
t
OLZ  
t
10  
10  
BLZ  
t
20  
20  
20  
25  
25  
25  
HZ  
t
OHZ  
t
BHZ  
t
10  
10  
OH  
Write Cycle  
EM565161  
-55 -70  
Min Max Min Max  
Symbol  
Parameter  
Unit  
t
Write cycle time  
55  
45  
45  
45  
0
70  
55  
60  
60  
0
WC  
t
Write pulse width  
WP  
t
Chip Enable to end of write  
Data Byte Control to end of Write  
Address setup time  
CW  
t
BW  
t
AS  
ns  
t
Write Recovery time  
0
0
WR  
t
WE# Low to Output in High-Z  
WE# High to Output in Low-Z  
Data Setup Time  
20  
20  
WHZ  
t
5
5
OW  
t
25  
0
30  
0
DS  
t
Data Hold Time  
DH  
AC Test Condition  
Output load : 60pF + one TTL gate  
Input pulse level : 0.4V, 2.4V  
Timing measurements : 0.5 x V  
DD  
tR, tF : 5ns  
Preliminary  
5
Rev 0.9  
Jan 2002