欢迎访问ic37.com |
会员登录 免费注册
发布采购

M24L48512SA-60BIG 参数 Datasheet PDF下载

M24L48512SA-60BIG图片预览
型号: M24L48512SA-60BIG
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位( 512K ×8 )伪静态RAM [4-Mbit (512K x 8) Pseudo Static RAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 12 页 / 274 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M24L48512SA-60BIG的Datasheet PDF文件第2页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第3页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第4页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第5页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第7页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第8页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第9页浏览型号M24L48512SA-60BIG的Datasheet PDF文件第10页  
ESMT  
M24L48512SA  
Switching Waveforms (continued)  
Write Cycle No. 1( WE Controlled) [10, 11, 15, 16, 17]  
Switching Waveforms (continued)  
Write Cycle 2 (CE Controlled) [10, 11, 15, 16, 17]  
Notes:  
15.Data I/O is high impedance if OE VIH.  
16.If Chip Enable goes INACTIVE simultaneously with WE =HIGH, the output remains in a high-impedance state.  
17.During the DON’T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Jul. 2008  
Revision: 1.1 6/12