欢迎访问ic37.com |
会员登录 免费注册
发布采购

F25L08PA-100PAIG 参数 Datasheet PDF下载

F25L08PA-100PAIG图片预览
型号: F25L08PA-100PAIG
PDF下载: 下载PDF文件 查看货源
内容描述: 3V只有8兆位串行闪存,配有双 [3V Only 8 Mbit Serial Flash Memory with Dual]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 32 页 / 490 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F25L08PA-100PAIG的Datasheet PDF文件第1页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第2页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第4页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第5页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第6页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第7页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第8页浏览型号F25L08PA-100PAIG的Datasheet PDF文件第9页  
ESMT  
F25L08PA  
Operation Temperature Condition -40°C~85°C  
„ PIN DESCRIPTION  
Symbol  
Pin Name  
Functions  
To provide the timing for serial input and  
output operations  
SCK  
Serial Clock  
To transfer commands, addresses or data  
serially into the device.  
SI  
Serial Data Input  
Data is latched on the rising edge of SCK.  
To transfer data serially out of the device.  
SO  
CE  
WP  
Serial Data Output  
Chip Enable  
Data is shifted out on the falling edge of  
SCK.  
To activate the device when CE is low.  
The Write Protect ( WP ) pin is used to  
enable/disable BPL bit in the status  
register.  
Write Protect  
To temporality stop serial communication  
with SPI flash memory without resetting  
the device.  
Hold  
HOLD  
VDD  
VSS  
Power Supply  
Ground  
To provide power.  
„ FUNCTIONAL BLOCK DIAGRAM  
Flash  
Address  
Buffers  
and  
X-Decoder  
Latches  
Y-Decoder  
I/O Butters  
Control Logic  
and  
Data Latches  
Serial Interface  
CE  
SCK  
SO  
WP  
HOLD  
SI  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Jul. 2009  
Revision: 1.3 3/32