欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P459AM 参数 Datasheet PDF下载

EM78P459AM图片预览
型号: EM78P459AM
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICRO-CONTROLLER]
分类和应用: 微控制器光电二极管局域网可编程只读存储器
文件页数/大小: 76 页 / 2078 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P459AM的Datasheet PDF文件第5页浏览型号EM78P459AM的Datasheet PDF文件第6页浏览型号EM78P459AM的Datasheet PDF文件第7页浏览型号EM78P459AM的Datasheet PDF文件第8页浏览型号EM78P459AM的Datasheet PDF文件第10页浏览型号EM78P459AM的Datasheet PDF文件第11页浏览型号EM78P459AM的Datasheet PDF文件第12页浏览型号EM78P459AM的Datasheet PDF文件第13页  
EM78P458/459  
OTP ROM  
• "JMP" instruction allows the direct loading of the lower 10 program counter bits. Thus, "JMP" allows  
PC to jump to any location within a page.  
• "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed into the stack. Thus,  
the subroutine entry address can be located anywhere within a page.  
• "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top of stack.  
• "ADD R2, A" allows a relative address to be added to the current PC, and the ninth and tenth bits of  
the PC are cleared.  
• "MOV R2, A" allows to load an address from the "A" register to the lower 8 bits of the PC, and the  
ninth and tenth bits of the PC are cleared.  
• Any instruction that is written to R2 (e.g. "ADD R2, A", "MOV R2, A", "BC R2, 6",⋅⋅⋅⋅⋅) will cause the  
ninth bit and the tenth bit (A8~A9) of the PC to be cleared. Thus, the computed jump is limited to the  
first 256 locations of a page.  
• In the case of EM78P458/459, the most two significant bits (A11 and A10) will be loaded with the  
content of PS1 and PS0 in the status register (R3) upon the execution of a "JMP", "CALL", or any  
other instructions set which write to R2.  
• All instructions are single instruction cycle (fclk/2 or fclk/4) except for the instructions which write to  
R2, need one more instruction cycle.  
000  
Reset Vector  
Interrupt Vector  
000H  
008H  
A11, A10  
A9 ~ A0  
PC  
00  
Page0  
Page1  
3FF  
400  
Stack Level 0  
Stack Level 1  
Stack Level 2  
Stack Level 3  
Stack Level 4  
Stack Level 5  
Stack Level 6  
Stack Level 7  
01  
7FF  
800  
10  
11  
Page2  
Page3  
B FF  
C 00  
FFF  
FFFH  
On-chipProgram M emory  
Fig. 3 Program Counter Organization  
This specification is subject to change without prior notice.  
9
06.25.2004 (V1.4)