欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBE11UE6ACSA-6E-E 参数 Datasheet PDF下载

EBE11UE6ACSA-6E-E图片预览
型号: EBE11UE6ACSA-6E-E
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB DDR2 SDRAM SO- DIMM [1GB DDR2 SDRAM SO-DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 27 页 / 287 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第1页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第2页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第3页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第4页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第6页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第7页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第8页浏览型号EBE11UE6ACSA-6E-E的Datasheet PDF文件第9页  
EBE11UE6ACSA  
Serial PD Matrix  
Byte No. Function described  
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments  
Number of bytes utilized by module  
0
1
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
80H  
08H  
128 bytes  
256 bytes  
manufacturer  
Total number of bytes in serial PD  
device  
2
3
4
5
6
7
8
Memory type  
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
1
0
0
0
0
1
0
0
1
0
0
0
0
0
1
0
1
0
0
1
08H  
0DH  
0AH  
61H  
40H  
00H  
05H  
DDR2 SDRAM  
Number of row address  
Number of column address  
Number of DIMM ranks  
Module data width  
13  
10  
2
64  
Module data width continuation  
0
Voltage interface level of this assembly 0  
SSTL 1.8V  
DDR SDRAM cycle time, CL = X  
9
0
0
1
0
0
1
0
1
25H  
2.5ns*1  
-8E (CL = 5)  
-8G (CL = 6)  
0
0
0
0
1
1
0
1
0
0
1
0
0
0
1
0
25H  
30H  
2.5ns*1  
3.0ns*1  
-6E (CL = 5)  
SDRAM access from clock (tAC)  
-8E, -8G  
-6E  
10  
0
1
0
0
0
0
0
0
40H  
0.4ns*1  
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
45H  
00H  
82H  
10H  
00H  
00H  
0.45ns*1  
None.  
7.8µs  
× 16  
11  
12  
13  
14  
15  
DIMM configuration type  
Refresh rate/type  
Primary SDRAM width  
Error checking SDRAM width  
Reserved  
None.  
0
SDRAM device attributes:  
16  
17  
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0CH  
08H  
4,8  
8
Burst length supported  
SDRAM device attributes: Number of  
banks on SDRAM device  
SDRAM device attributes:  
18  
/CAS latency  
0
0
1
1
1
0
0
0
38H  
3, 4, 5  
-8E, -6E  
-8G  
0
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
70H  
01H  
04H  
00H  
4, 5, 6  
19  
20  
21  
DIMM Mechanical Characteristics  
DIMM type information  
SDRAM module attributes  
3.80mm max.  
SO-DIMM  
Normal  
Weak Driver  
50ODT Support  
22  
SDRAM device attributes: General  
0
0
0
0
0
0
1
1
03H  
Minimum clock cycle time at  
CL = X 1  
23  
0
0
0
0
0
0
0
0
1
1
1
0
1
1
0
0
0
1
1
1
1
0
1
1
1
0
0
0
0
1
1
0
0
1
0
1
0
0
0
0
0
0
1
0
0
1
0
1
3DH  
30H  
50H  
45H  
50H  
3DH  
3.75ns*1  
3.0ns*1  
0.5ns*1  
0.45ns*1  
5.0ns*1  
3.75ns*1  
-8E, -6E (CL = 4)  
-8G (CL = 5)  
Maximum data access time (tAC) from  
clock at CL = X 1  
-8E, -6E (CL = 4)  
24  
25  
-8G (CL = 5)  
Minimum clock cycle time at  
CL = X 2  
-8E, -6E (CL = 3)  
-8G (CL = 4)  
Data Sheet E1045E20 (Ver. 2.0)  
5