C5002
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG
Approved Product
Pin Description
Pin Number
Pin Name
XIN
PWR
VDDA
I/O
I
Description
2
This pin is the connection point for the devices Loop
reference frequency. This may be either a CMOS 3.3 volt
reference clock or the output of an external crystal. A
nominal 14.31818 MHz frequency must be supplied to
obtain the frequencies listed on this data sheet
3
1
VDDA
O
This pin the devices output drive that is to be used when
an external crystal is used. In this configuration the device
provides the analog gain function of a crystal oscillator.
When the device is being supplied with an external
reference frequency, this pin is left disconnected.
XOUT
VDDA
-
PWR This pin is the power supply source for the internal PLL
circuitry and core control logic. It should be bypassed
separately from all other device VDD supply pins.
5
-
I
Output Enable. See logic table on page 1 for functionality
OE
12, 16, 20, 24, 28
-
PWR Logic power for All buffers
VDD
6
7
27
VDDA
VDDA
VDD1
I/O
O
O
SMBus Serial data pin
SMBus serial interface clock pin
SDATA
SCLK
REF-
CLK0/S0
CLK1/S1
CLK2/S2
CLK3/S3
CLK4/S4
CLK5/S5
CLK6/S6
CLK7/S7
CLK8/S8
CLK9/S9
26
23
22
19
18
15
14
11
10
VDD1
VDD2
VDD2
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
O
O
O
O
O
O
O
O
O
Individual output clocks and power up divisor select pins.
Each of these pins is both a clock output pin and, at
power up, a temporary input pin. When they act as an
input pin they set the initial output frequency of the device
to either the input frequency or half of the input frequency.
Subsequently, the divisor may be changed or disabled via
the device’s SMBus register bits. Reference clock and its
programmable input value is saved internally for when it
PCI clock function is selected.
4, 8, 9, 13, 17, 21,
-
PWR Ground pins for the chip.
VSS
25
1
-
-
-
-
-
-
PWR Power for core logic
VDD
VDD1
VDD2
VDD3
VDD4
VDD5
28
24
20
16
12
PWR Power for CLK1 and CLK2 output buffers
PWR Power for CLK3 and CLK4 output buffers
PWR Power for CLK5 and CLK6 output buffers
PWR Power for CLK7 and CLK8 output buffers
PWR Power for CLK9 and CLK10 output buffers
A bypass capacitor (0.1 mF) should be placed as close as possible to each Vdd pin.
Cypress Semiconductor Corporation
525 Los Coches St.
Document#: 38-07014 Rev. **
5/4/2001
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Page 2 of 16
CYPRESS [ CYPRESS ]
