CYW4354
Features
IEEE 802.11X Key Features
Bluetooth and FM Key Features
■ IEEE 802.11ac Draft compliant.
■ Complies with Bluetooth Core Specification Version 4.1 with
provisions for supporting future specifications.
■ Dual–stream spatial multiplexing up to 867 Mbps data rate.
■ Bluetooth Class 1 or Class 2 transmitter operation.
■ Supports 20, 40, and 80 MHz channels with optional SGI (256
QAM modulation).
■ Supports extended synchronous connections (eSCO), for
enhanced voice quality by allowing for retransmission of
dropped packets.
■ Full IEEE 802.11a/b/g/n legacy compatibility with enhanced
performance.
■ Adaptive frequency hopping (AFH) for reducing radio
frequency interference.
■ TX and RX low–density parity check (LDPC) support for
improved range and power efficiency.
■ Interface support, host controller interface (HCI) using a USB
or high–speed UART interface and PCM for audio data.
■ Supports IEEE 802.11ac/n beamforming.
■ On–chip power amplifiers and low–noise amplifiers for both
bands.
■ USB 2.0 full–speed (12 Mbps) supported for Bluetooth.
■ The FM unit supports HCI for communication.
■ Supports various RF front–end architectures including:
■ Low power consumption improves battery life of handheld
devices.
❐ Two antennas with one each dedicated to Bluetooth and
WLAN.
❐ Two antennas with WLAN diversity and a shared Bluetooth
■ FM receiver: 65 MHz to 108 MHz FM bands; supports the
European radio data systems (RDS) and the North American
radio broadcast data system (RBDS) standards.
antenna.
■ SharedBluetoothandWLANreceivesignalpatheliminatesthe
need for an external power splitter while maintaining excellent
sensitivity for both Bluetooth and WLAN.
■ Supports multiple simultaneous Advanced Audio Distribution
Profiles (A2DP) for stereo sound.
■ Internal fractional nPLL allows support for a wide range of
reference clock frequencies
■ Automatic frequency detection for standard crystal and TCXO
values.
■ Supports IEEE 802.15.2 external coexistence interface to
optimize bandwidth utilization with other co–located wireless.
technologies such as LTE or GPS.
■ Supports serial flash interfaces.
General Features
■ Supports standard SDIO v3.0 (up to SDR104 mode at
208 MHz, 4–bit and 1-bit) host interfaces.
■ Supports battery range from 3.0V to 5.25V supplies with
internal switching regulator.
■ Backward compatible with SDIO v2.0 host interfaces.
■ Alternative host interface supports HSIC v1.0
■ Programmable dynamic power management
■ 484 bytes of user-accessible OTP for storing board parameters
■ GPIOs: 11 in WLBGA, 16 in WLCSP
■ PCIe mode complies with PCI Express base specification
revision 3.0 for ×1 lane and power management running at
Gen1 speeds.
■ Package options:
❐ 192-ball WLBGA (4.87 mm × 7.67 mm, 0.4 mm pitch
❐ 395-bump WLCSP (4.87 mm × 7.67 mm, 0.2 mm pitch)
■ Integrated ARMCR4™ processor with tightly coupled memory
for complete WLAN subsystem functionality, minimizing the
needtowakeuptheapplicationsprocessorforstandardWLAN
functions. This allows for further minimization of power
consumption, while maintaining the ability to field upgrade with
future features. On–chip memory includes 768 KB SRAM and
640 KB ROM.
■ Security:
❐ WPA™ and WPA2™ (Personal) support for powerful encryp-
tion and authentication
❐ AES and TKIP in hardware for faster data encryption and
IEEE 802.11i compatibility
❐ Reference WLAN subsystem provides Cisco® Compatible
■ OneDriver™ software architecture for easy migration from
existing embedded WLAN and Bluetooth devices as well as
future devices.
Extensions (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX 5.0)
❐ ReferenceWLANsubsystemprovidesWi-FiProtectedSetup
(WPS)
■ Worldwide regulatory support: Global products supported with
worldwide homologated design.
Document Number: 002-14809 Rev. *J
Page 2 of 165
CYPRESS [ CYPRESS ]
