CYW20737
1.7 ADC Port
The CYW20737 contains a 16-bit ADC (effective number of bits is 10).
Additionally:
■ There are 9 analog input channels in the 32-pin package
■ The following GPIOs can be used as ADC inputs:
❐ P0
❐ P1
❐ P8/P33 (select only one)
❐ P11
❐ P12
❐ P13/P28 (select only one)
❐ P14/P38 (select only one)
❐ P15
❐ P32
■ The conversion time is 10 μs.
■ There is a built-in reference with supply- or bandgap-based reference modes.
■ The maximum conversion rate is 187 kHz.
■ There is a rail-to-rail input swing.
The ADC consists of an analog ADC core that performs the actual analog-to-digital conversion and digital hardware that processes
the output of the ADC core into valid ADC output samples. Directed by the firmware, the digital hardware also controls the input
multiplexers that select the ADC input signal Vinp and the ADC reference signals Vref
.
The ADC input range is selectable by firmware control:
■ When an input range of 0–3.6V is used, the input impedance is 3 MΩ.
■ When an input range of 0–2.4V is used, the input impedance is 1.84 MΩ.
■ When an input range of 0–1.2V is used, the input impedance is 680 kΩ.
ADC modes are defined in Table 2.
Table 2. ADC Modes
Mode
ENOB (Typical)
Maximum Sampling Rate (kHz)
5.859
Latencya (μs)
171
0
1
2
3
4
13
12.6
12
11.7
85
21
11
5
46.875
93.75
187
11.5
10
a. Settling time after switching channels.
Document Number: 002-16365 Rev. *C
Page 7 of 36
CYPRESS [ CYPRESS ]
