欢迎访问ic37.com |
会员登录 免费注册
发布采购

25C64 参数 Datasheet PDF下载

25C64图片预览
型号: 25C64
PDF下载: 下载PDF文件 查看货源
内容描述: 32K / 64K位SPI串行E2PROM CMOS [32K/64K-Bit SPI Serial CMOS E2PROM]
分类和应用: 可编程只读存储器
文件页数/大小: 9 页 / 92 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号25C64的Datasheet PDF文件第1页浏览型号25C64的Datasheet PDF文件第3页浏览型号25C64的Datasheet PDF文件第4页浏览型号25C64的Datasheet PDF文件第5页浏览型号25C64的Datasheet PDF文件第6页浏览型号25C64的Datasheet PDF文件第7页浏览型号25C64的Datasheet PDF文件第8页浏览型号25C64的Datasheet PDF文件第9页  
CAT25C32/64  
Advanced Information  
ABSOLUTE MAXIMUM RATINGS*  
*COMMENT  
Temperature Under Bias ................. –55°C to +125°C  
Storage Temperature....................... –65°C to +150°C  
Stresses above those listed under “Absolute Maximum  
Ratings” may cause permanent damage to the device.  
These are stress ratings only, and functional operation  
of the device at these or any other conditions outside of  
those listed in the operational sections of this specifica-  
tion is not implied. Exposure to any absolute maximum  
rating for extended periods may affect device perfor-  
mance and reliability.  
Voltage on any Pin with  
Respect to VSS1) ................... –2.0V to +VCC +2.0V  
V
CC with Respect to VSS................................ –2.0V to +7.0V  
Package Power Dissipation  
Capability (Ta = 25°C)................................... 1.0W  
Lead Soldering Temperature (10 secs) ............ 300°C  
Output Short Circuit Current(2) ........................ 100 mA  
RELIABILITY CHARACTERISTICS  
Symbol  
Parameter  
Endurance  
Min.  
1,000,000  
100  
Max.  
Units  
Cycles/Byte  
Years  
Reference Test Method  
MIL-STD-883, Test Method 1033  
MIL-STD-883, Test Method 1008  
MIL-STD-883, Test Method 3015  
JEDEC Standard 17  
(3)  
NEND  
(3)  
TDR  
Data Retention  
ESD Susceptibility  
Latch-Up  
(3)  
VZAP  
2000  
Volts  
(3)(4)  
ILTH  
100  
mA  
D.C. OPERATING CHARACTERISTICS  
= +1.8V to +6.0V, unless otherwise specified.  
V
CC  
Limits  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
Units  
Test Conditions  
ICC1  
Power Supply Current  
(Operating Write)  
10  
mA  
VCC = 5V @ 10MHz  
SO=open; CS=Vss  
ICC2  
ISB  
Power Supply Current  
(Operating Read)  
2
mA  
VCC = 5.0V  
FCLK = 10MHz  
Power Supply Current  
(Standby)  
0
µA  
CS = VCC  
VIN = VSS or VCC  
ILI  
Input Leakage Current  
Output Leakage Current  
2
3
µA  
µA  
ILO  
VOUT = 0V to VCC  
,
CS = 0V  
(3)  
VIL  
Input Low Voltage  
Input High Voltage  
Output Low Voltage  
Output High Voltage  
-1  
VCC x 0.3  
VCC + 0.5  
0.4  
V
V
V
V
(3)  
VIH  
VCC x 0.7  
4.5VV <5.5V  
VOL1  
VOH1  
CC  
= 3.0mA  
= -1.6mA  
I
I
OL  
OH  
VCC - 0.8  
VCC-0.2  
VOL2  
VOH2  
Output Low Voltage  
Output High Voltage  
0.2  
V
V
1.8VVCC<2.7V  
IOL = 150µA  
IOH = -100µA  
Note:  
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC  
voltage on output pins is V +0.5V, which may overshoot to V +2.0V for periods of less than 20 ns.  
CC  
CC  
(2) Output shorted for no more than one second. No more than one output shorted at a time.  
(3) This parameter is tested initially and after a design or process change that affects the parameter.  
(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V +1V.  
CC  
Doc. No. 25087-00 8/99 SPI-1  
2