SPECIFICATIONS
At TA = –40°C to +85°C, +VCC = +5V, fSAMPLE = 500kHz, fCLK = 16 • fSAMPLE, internal reference, unless otherwise specified.
ADS7834P, E
TYP
ADS7834PB, EB
PARAMETER
CONDITIONS
MIN
MAX
MIN
TYP
MAX
UNITS
ANALOG INPUT
Full-Scale Input Span(1)
Absolute Input Range
+IN – (–IN)
+IN
0
–0.2
–0.2
VREF
REF +0.2
+0.2
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
V
V
V
V
–IN
Capacitance
Leakage Current
25
1
ꢀ
ꢀ
pF
µA
SYSTEM PERFORMANCE
Resolution
12
ꢀ
Bits
Bits
No Missing Codes
Integral Linearity Error
Differential Linearity Error
Offset Error
12
ꢀ
±1
±0.8
±2
±2
±0.5
±0.5
±1
±1
±1
ꢀ
±15
±35
LSB(2)
LSB
LSB
LSB
LSB
dB
dB
µVrms
LSB
±5
±30
±50
Gain Error(3)
25°C
±12
±7
–40°C to +85°C
DC, 0.2Vp-p
1MHz, 0.2Vp-p
Common-Mode Rejection
70
50
60
1.2
ꢀ
ꢀ
ꢀ
ꢀ
Noise
Power Supply Rejection
Worst Case ∆, +VCC = 5V ±5%
SAMPLING DYNAMICS
Conversion Time
Acquisition Time
Throughput Rate
Aperture Delay
1.625
0.350
ꢀ
ꢀ
µs
µs
kHz
ns
ps
ns
500
ꢀ
5
30
350
ꢀ
ꢀ
ꢀ
Aperture Jitter
Step Response
DYNAMIC CHARACTERISTICS
Signal-to-Noise Ratio
Total Harmonic Distortion(4)
Signal-to-(Noise+Distortion)
Spurious Free Dynamic Range
Usable Bandwidth
VIN = 5Vp-p at 10kHz
VIN = 5Vp-p at 10kHz
VIN = 5Vp-p at 10kHz
VIN = 5Vp-p at 10kHz
SNR > 68dB
72
–78
70
78
350
ꢀ
–82
72
82
ꢀ
dB
dB
dB
dB
kHz
–72
–75
68
72
70
75
REFERENCE OUTPUT
Voltage
Source Current(5)
Drift
IOUT = 0
Static Load
IOUT = 0
2.475
2.0
2.50
2.525
50
2.48
ꢀ
2.52
ꢀ
V
µA
ppm /°C
mV
20
0.6
ꢀ
ꢀ
Line Regulation
4.75V ≤ VCC ≤ 5.25V
REFERENCE INPUT
Range
Resistance(6)
2.55
ꢀ
ꢀ
ꢀ
ꢀ
V
kΩ
to Internal Reference Voltage
10
ꢀ
ꢀ
DIGITAL INPUT/OUTPUT
Logic Family
Logic Levels:
VIH
VIL
VOH
CMOS
|IIH| ≤ +5µA
|IIL| ≤ +5µA
IOH = –500µA
IOL = 500µA
3.0
–0.3
3.5
VCC +0.3
0.8
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
V
V
V
V
VOL
0.4
Data Format
Straight Binary
ꢀ
POWER SUPPLY REQUIREMENT
+VCC
Quiescent Current
Specified Performance
fSAMPLE = 500kHz
Power-Down
fSAMPLE = 500kHz
Power-Down
4.75
5.25
20
ꢀ
ꢀ
ꢀ
V
2.2
0.5
11
ꢀ
ꢀ
ꢀ
ꢀ
mA
mA
mW
mW
Power Dissipation
2.5
TEMPERATURE RANGE
Specified Performance
–40
+85
ꢀ
ꢀ
°C
ꢀ Specifications same as ADS7834P,E.
NOTES: (1) Ideal input span, does not include gain or offset error. (2) LSB means Least Significant Bit, with VREF equal to +2.5V, one LSB is 610µV. (3) Measured
relative to an ideal, full-scale input (+IN – (–IN)) of 2.499V. Thus, gain error includes the error of the internal voltage reference. (4) Calculated on the first nine
harmonics of the input frequency. (5) If the internal reference is required to source current to an external load, the reference voltage will change due to the internal
10kΩ resistor. (6) Can vary ±30%.
ADS7834
SBAS098A
3
www.ti.com
BB [ BURR-BROWN CORPORATION ]
