欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1626IPAPT 参数 Datasheet PDF下载

ADS1626IPAPT图片预览
型号: ADS1626IPAPT
PDF下载: 下载PDF文件 查看货源
内容描述: 18位1.25 MSPS模数转换器 [18-BIT 1.25 MSPS ANALOG TO DIGITAL CONVERTER]
分类和应用: 转换器模数转换器
文件页数/大小: 31 页 / 468 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号ADS1626IPAPT的Datasheet PDF文件第4页浏览型号ADS1626IPAPT的Datasheet PDF文件第5页浏览型号ADS1626IPAPT的Datasheet PDF文件第6页浏览型号ADS1626IPAPT的Datasheet PDF文件第7页浏览型号ADS1626IPAPT的Datasheet PDF文件第9页浏览型号ADS1626IPAPT的Datasheet PDF文件第10页浏览型号ADS1626IPAPT的Datasheet PDF文件第11页浏览型号ADS1626IPAPT的Datasheet PDF文件第12页  
ꢍꢓ ꢋꢀ ꢙ ꢈ ꢉ  
ꢍꢓ ꢋꢀ ꢙ ꢈ ꢙ  
www.ti.com  
SBAS280C − JUNE 2003 − REVISED JUNE 2004  
PARAMETER MEASUREMENT INFORMATION  
t2  
t1  
CLK  
t2  
t3  
t4  
t4  
DRDY  
t6  
t5  
DOUT[17:0]  
Data N  
Data N + 1  
Data N + 2  
NOTE: CS and RD tied low.  
Figure 1. Data Retrieval Timing (ADS1625, ADS1626 with FIFO Disabled)  
RD, CS  
t7  
t8  
DOUT[17:0]  
Figure 2. DOUT Inactive/Active Timing (ADS1625, ADS1626 with FIFO Disabled)  
TIMING REQUIREMENTS FOR FIGURE 1 AND FIGURE 2  
SYMBOL  
DESCRIPTION  
MIN  
20  
1
TYP  
25  
MAX  
1000  
50  
UNIT  
t
1
ns  
MHz  
ns  
CLK period (1/f  
)
CLK  
1/t  
1
40  
f
CLK  
t
2
10  
CLK pulse width, high or low  
t
3
10  
ns  
Rising edge of CLK to DRDY low  
t
4
16 t  
1
ns  
DRDY pulse width high or low  
t
10  
15  
15  
15  
ns  
Falling edge of DRDY to data invalid  
5
t
6
ns  
Falling edge of DRDY to data valid  
t
7
ns  
Rising edge of RD and/or CS inactive (high) to DOUT high impedance  
Falling edge of RD and/or CS active (low) to DOUT active.  
t
8
ns  
NOTE: DOUT[17:0] and DRDY load = 10pF.  
8