欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1810GC68-20 参数 Datasheet PDF下载

EP1810GC68-20图片预览
型号: EP1810GC68-20
PDF下载: 下载PDF文件 查看货源
内容描述: [UV PLD, 22ns, CMOS, CPGA68, CERAMIC, PGA-68]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 42 页 / 719 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1810GC68-20的Datasheet PDF文件第5页浏览型号EP1810GC68-20的Datasheet PDF文件第6页浏览型号EP1810GC68-20的Datasheet PDF文件第7页浏览型号EP1810GC68-20的Datasheet PDF文件第8页浏览型号EP1810GC68-20的Datasheet PDF文件第10页浏览型号EP1810GC68-20的Datasheet PDF文件第11页浏览型号EP1810GC68-20的Datasheet PDF文件第12页浏览型号EP1810GC68-20的Datasheet PDF文件第13页  
Classic EPLD Family Data Sheet  
Many Classic devices contain a programmable Turbo BitTM option to  
control the automatic power-down feature that enables the low-standby-  
power mode. When the Turbo Bit option is turned on, the low-standby-  
power mode is disabled. All AC values are tested with the Turbo Bit  
option turned on. When the device is operating with the Turbo Bit option  
turned off (non-Turbo mode), a non-Turbo adder must be added to the  
appropriate AC parameter to determine worst-case timing. The non-  
Turbo adder is specified in the “AC Operating Conditions” tables for each  
Classic device that supports the Turbo mode.  
Turbo Bit  
Option  
Classic devices are fully functionally tested. Complete testing of each  
programmable EPROM configuration element and all internal logic  
elements before and after packaging ensures 100% programming yield.  
See Figure 6 for AC test measurement conditions. These devices also  
contain on-board logic test circuitry to allow verification of function and  
AC specifications during standard production flow.  
Generic Testing  
Figure 6. AC Test Conditions  
VCC  
Power-supply transients can affect AC  
measurements. Simultaneous transitions of  
multiple outputs should be avoided for  
accurate measurement. Threshold tests  
must not be performed under AC  
R1  
885  
To Test  
System  
Device  
Output  
conditions. Large-amplitude, fast ground-  
current transients normally occur as the  
device outputs discharge the load  
capacitances. When these transients flow  
R2  
340 Ω  
C1 (includes  
JIG capacitance)  
through the parasitic inductance between  
the device ground pin and the test system  
ground, significant reductions in observable  
noise immunity can result.  
Classic devices can be programmed on 486- and Pentium-based PCs with  
the MAX+PLUS II Programmer, an Altera Logic Programmer card, the  
MPU, and the appropriate device adapter. The MPU performs continuity  
checking to ensure adequate electrical contact between the adapter and  
the device.  
Device  
Programming  
Data I/O, BP Microsystems, and other programming hardware  
manufacturers also offer programming support for Altera devices. See  
Programming Hardware Manufacturers for more information.  
Altera Corporation  
753