欢迎访问ic37.com |
会员登录 免费注册
发布采购

16760A 参数 Datasheet PDF下载

16760A图片预览
型号: 16760A
PDF下载: 下载PDF文件 查看货源
内容描述: 逻辑分析仪 [Logic Analyzer]
分类和应用:
文件页数/大小: 35 页 / 1054 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号16760A的Datasheet PDF文件第5页浏览型号16760A的Datasheet PDF文件第6页浏览型号16760A的Datasheet PDF文件第7页浏览型号16760A的Datasheet PDF文件第8页浏览型号16760A的Datasheet PDF文件第10页浏览型号16760A的Datasheet PDF文件第11页浏览型号16760A的Datasheet PDF文件第12页浏览型号16760A的Datasheet PDF文件第13页  
Agilent 16910A and 16911A Specifications and Characteristics
State (Synchronous) Analysis Mode
Minimum state clock pulse width
Single edge
Multiple edge
Clock qualifier setup time
Clock qualifier hold time
Time tag resolution
Maximum time count between stored states
Maximum trigger sequence speed
Maximum trigger sequence levels
Trigger sequence level branching
Trigger position
Trigger resources
Option 250
Option 500
1.0 ns
1.0 ns
500 ps
0
2 ns
32 days
250 MHz
16
Arbitrary 4-way if/then/else
Start, center, end, or user-defined
16 patterns evaluated as =, =/, >,
≥,
<,
14 double-bounded ranges evaluated as
in range, not in range
2 timers per module
2 global counters
1 occurrence counter per sequence level
4 flags
Arbitrary Boolean combinations
Go To
Trigger, send e-mail, and fill memory
Trigger and Go To
Store/don’t store sample
Turn on/off default storing
Timer start/stop/pause/resume
Global counter increment/decrement/reset
Occurrence counter reset
Flag set/clear
Default (global) and per sequence level
2E+24
2E+24
128 bits
64 bits
60 ns to 2199 seconds
2 ns
± (5 ns +0.01%)
60 ns
1.0 ns
2.0 ns
N/A
N/A
1.5 ns
32 days
500 MHz
16
2-way if/then/else
Start, center, end, or user-defined
14 patterns evaluated as =, =/, >,
≥,
<,
7 double-bounded ranges evaluated as
in range, not in range
1 occurrence counter per sequence level
4 flags
Trigger resource conditions
Trigger actions
Arbitrary Boolean combinations
Go To
Trigger and fill memory
Store qualification
Maximum global counter
Maximum occurrence counter
Maximum pattern width
Maximum range width
Timers range
Timer resolution
Timer accuracy
Timer reset latency
Default (global)
N/A
2E+24
128 bits
64 bits
N/A
N/A
N/A
N/A
9