欢迎访问ic37.com |
会员登录 免费注册
发布采购

1430G5 参数 Datasheet PDF下载

1430G5图片预览
型号: 1430G5
PDF下载: 下载PDF文件 查看货源
内容描述: NetLight 1430G5型号SONET / SDH长距离收发器,时钟恢复 [NetLight 1430G5 Type SONET/SDH Long-Reach Transceivers with Clock Recovery]
分类和应用: 时钟
文件页数/大小: 10 页 / 220 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号1430G5的Datasheet PDF文件第1页浏览型号1430G5的Datasheet PDF文件第2页浏览型号1430G5的Datasheet PDF文件第3页浏览型号1430G5的Datasheet PDF文件第5页浏览型号1430G5的Datasheet PDF文件第6页浏览型号1430G5的Datasheet PDF文件第7页浏览型号1430G5的Datasheet PDF文件第8页浏览型号1430G5的Datasheet PDF文件第9页  
NetLight 1430G5 Type SONET/SDH  
Long-Reach Transceivers with Clock Recovery  
Data Sheet, Rev 1.  
August 2001  
its performance. Excessive ringing due to reflections  
caused by improperly terminated signal lines makes it  
difficult for the component receiving these signals to  
decipher the proper logic levels and can cause transi-  
tions to occur where none were intended. Also, by min-  
imizing high-frequency ringing, possible EMI problems  
can be avoided.  
Application Information (continued)  
Noise that couples into the receiver through the power  
supply pins can also degrade performance. It is  
recommended that the pi filter, shown in Figure 3, be  
used for both the transmitter and receiver power  
supplies.  
The signal-detect output is LVTTL logic. A logic low at  
this output indicates that the optical signal into the  
receiver has been interrupted or that the light level has  
fallen below the minimum signal detect threshold. This  
output should not be used as an error rate indicator,  
since its switching threshold is determined only by the  
magnitude of the incoming optical signal.  
Data, Clock, and Signal Detect Outputs  
The data, clock, and signal detect outputs of the 1430  
transceiver are driven by open-emitter NPN transistors,  
which have an output impedance of approximately 7 .  
Each output can provide approximately 50 mA maxi-  
mum current to a 50 load terminated to VCC – 2.0 V.  
Transceiver Processing  
Due to the high switching speeds of ECL outputs,  
transmission line design must be used to interconnect  
components. To ensure optimum signal fidelity, both  
data outputs (RD+/RD–) and clock outputs  
(CLK+/CLK–) should be terminated identically. The sig-  
nal lines connecting the data clock outputs to the next  
device should be equal in length and have matched  
impedances. Controlled impedance stripline or micro-  
strip construction must be used to preserve the quality  
of the signal into the next component and to minimize  
reflections back into the receiver, which could degrade  
The transceiver and plug can withstand normal wave  
soldering and aqueous spray cleaning processes.  
However, the transceiver is not hermetic, and should  
not be subjected to immersion in cleaning solvents.  
The transceiver case should not be exposed to temper-  
atures in excess of 125 °C. The fiber pigtail cannot  
exceed 85 °C. The transceiver pins can be wave sol-  
dered at 250 °C for up to 10 seconds.  
Transceiver Optical and Electrical Characteristics  
Table 2. Transmitter Optical and Electrical Characteristics (TC = –40 °C to +85 °C; VCC = 3.135 V—3.465 V)  
Parameter  
Symbol  
Min  
Max  
Unit  
Average Optical Output Power L-1.1  
Optical Wavelength L-1.1  
Spectral Width  
PO  
λC  
–5.0  
1280  
0
1335  
1
dBm  
nm  
nm  
dB  
∆λ20  
SMSR  
EXT  
ICCT  
Side-mode Suppression Ratio  
Dynamic Extinction Ratio  
Power Supply Current  
30  
10  
dB  
200  
mA  
Input Data Voltage:  
Low  
High  
VIL  
VIH  
VCC – 1.810 VCC – 1.475  
VCC – 1.165 VCC – 0.880  
V
V
Transmit Disable Voltage  
Transmit Enable Voltage  
Laser Bias Voltage  
VD  
VEN  
VBIAS  
VBF  
VCC – 1.165  
VCC  
VEE + 0.8  
0.70  
V
V
V
V
VEE  
0
Laser Back-facet Monitor Voltage  
0.01  
0.20  
4
Agere Systems Inc.