欢迎访问ic37.com |
会员登录 免费注册
发布采购

VS1005 参数 Datasheet PDF下载

VS1005图片预览
型号: VS1005
PDF下载: 下载PDF文件 查看货源
内容描述: 此产品是芬兰VLSI刚刚研发成功的音频编解码芯片样品 [此产品是芬兰VLSI刚刚研发成功的音频编解码芯片样品]
分类和应用:
文件页数/大小: 104 页 / 1715 K
品牌: ETC [ ETC ]
 浏览型号VS1005的Datasheet PDF文件第70页浏览型号VS1005的Datasheet PDF文件第71页浏览型号VS1005的Datasheet PDF文件第72页浏览型号VS1005的Datasheet PDF文件第73页浏览型号VS1005的Datasheet PDF文件第75页浏览型号VS1005的Datasheet PDF文件第76页浏览型号VS1005的Datasheet PDF文件第77页浏览型号VS1005的Datasheet PDF文件第78页  
VS1005g Datasheet  
10 VS1005 PERIPHERALS AND REGISTERS  
S/PDIF Frequencies  
Fs  
bit rate (Fs x 64) Minimum system clock rate (4 x bit rate)  
22.05 kHz  
24 kHz  
32 kHz  
44.1 kHz  
48 kHz  
96 kHz  
1.4112 MHz  
1.536 MHz  
2.048 MHz  
2.8224 MHz  
3.072 MHz  
6.144 MHz  
12.288 MHz  
5.6448 MHz  
6.144 MHz  
8.192 MHz  
11.2896 MHz  
12.288 MHz  
24.576 MHz  
49.152 MHz  
192 kHz  
Divider = Master clock / bit rate,  
Divider > 3, even number.  
SP_RX_LDATA, SP_RX_LDATA_LSB, SP_RX_RDATA and SP_RX_RDATA_LSB registers are  
received data registers. S/PDIF data is 24 bits and it is divided in two registers. 16 MSB bits  
are in registers SP_RX_LDATA and SP_RX_RDATA. The remaining 8 LSB bits are in registers  
SP_RX_LDATA_LSB and SP_RX_RDATA_LSB.  
SP_RX_STAT Bits  
Name Bits type Description  
SP_RX_STAT_CHSCH 15 r/w  
Channel Status Change  
SP_RX_STAT_FRCV 14  
N/A 13  
r
Frame receive  
always zero  
SP_RX_STAT_MISS 12 r/w  
SP_RX_STAT_BERR 11 r/w  
SP_RX_STAT_FERR 10 r/w  
Missed reading previous frame  
Block error, Z preamble every 192 frames failure  
Frame error, Y preamble after (X or Z) failure  
Subframe error, subframe /= 28 bits  
Biphase coding error  
Parity error, right channel  
Parity error, left channel  
Validity bit, right channel  
User data bit, right channel  
Channel status bit, right channel  
Validity bit, left channel  
User data bit, left channel  
Channel status bit, left channel  
SP_RX_STAT_SFERR  
SP_RX_STAT_BIPHERR  
SP_RX_STAT_RPERR  
SP_RX_STAT_LPERR  
SP_RX_STAT_RV  
9
8
7
6
5
4
3
2
1
0
r/w  
r/w  
r/w  
r/w  
r
r
r
r
r
r
SP_RX_STAT_RU  
SP_RX_STAT_RC  
SP_RX_STAT_LV  
SP_RX_STAT_LU  
SP_RX_STAT_LC  
SP_RX_STAT_CHSCH is a poll bit for channel status change interrupt.  
SP_RX_STAT_FRCV is set by the peripheral when a frame is received, and cleared when  
SP_RX_LDATA is read.  
SP_RX_STAT_MISS bit is set if SP_RX_STAT_FRCV is set and new samples are written to  
SP_RX_LDATA and SP_RX_RDATA. The time to read the samples is a few clock cycles less  
than the sampling period.  
SP_RX_STAT_BERR is set if the period between Z-preambles is not equal to 192 frames.  
SP_RX_STAT_FERR is set if Y-preamble does not follow X-preamble or Z-preamble.  
SP_RX_STAT_SFERR is set if the previous subframe has not been equal to 32 time slots.  
Version: 0.2, 2012-03-16  
74  
 复制成功!