LM211, LM311
8
5
6
1.3 k
300
300
3.7 k
1.3 k
100
3.7 k
300
250
900
600
2
Inputs
3
730
340
1.3 k
1.3 k
800
1
5.4 k
4
Gnd
V
EE
800
800
3.0 k
5.0 k
200
V
CC
Balance
Balance/Strobe
7
Output
Figure 2. Circuit Schematic
140
I IB , INPUT BIAS CURRENT (nA)
120
100
80
40
0
-55
Normal
Pins 5 & 6 Tied
to V
CC
I IO , INPUT OFFSET CURRENT (nA)
V
CC
= +15 V
V
EE
= -15 V
5.0
4.0
3.0
2.0
1.0
0
-55
Normal
V
CC
= +15 V
V
EE
= -15 V
Pins 5 & 6 Tied
to V
CC
-25
0
25
50
75
100
125
-25
0
25
50
75
100
125
T
A
, TEMPERATURE (°C)
T
A
, TEMPERATURE (°C)
Figure 3. Input Bias Current
versus Temperature
Figure 4. Input Offset Current
versus Temperature
140
I IB , INPUT BIAS CURRENT (nA)
120
100
80
60
40
20
0
-16
-12
-8.0
-4.0
0
4.0
COMMON MODE LIMITS (V)
V
CC
= +15 V
V
EE
= -15 V
T
A
= +25°C
V
CC
-0.5
-1.0
-1.5
Referred to Supply Voltages
0.4
0.2
V
EE
-55
-25
0
25
50
75
100
125
8.0
12
16
DIFFERENTIAL INPUT VOLTAGE (V)
T
A
, TEMPERATURE (°C)
Figure 5. Input Bias Current versus
Differential Input Voltage
Figure 6. Common Mode Limits
versus Temperature
http://onsemi.com
3
ETC [ ETC ]
