欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM3064ATC44-7 参数 Datasheet PDF下载

EPM3064ATC44-7图片预览
型号: EPM3064ATC44-7
PDF下载: 下载PDF文件 查看货源
内容描述: 电可擦除可编程逻辑器件复杂\n [Electrically-Erasable Complex PLD ]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 53 页 / 781 K
品牌: ETC [ ETC ]
 浏览型号EPM3064ATC44-7的Datasheet PDF文件第9页浏览型号EPM3064ATC44-7的Datasheet PDF文件第10页浏览型号EPM3064ATC44-7的Datasheet PDF文件第11页浏览型号EPM3064ATC44-7的Datasheet PDF文件第12页浏览型号EPM3064ATC44-7的Datasheet PDF文件第14页浏览型号EPM3064ATC44-7的Datasheet PDF文件第15页浏览型号EPM3064ATC44-7的Datasheet PDF文件第16页浏览型号EPM3064ATC44-7的Datasheet PDF文件第17页  
MAX 3000A Programmable Logic Device Family Data Sheet
The MAX+PLUS II software can use text- or waveform-format test vectors
created with the MAX+PLUS II Text Editor or Waveform Editor to test the
programmed device. For added design verification, designers can
perform functional testing to compare the functional device behavior with
the results of simulation.
Data I/O, BP Microsystems, and other programming hardware
manufacturers also provide programming support for Altera devices.
f
IEEE Std.
1149.1 (JTAG)
Boundary-Scan
Support
For more information, see
Programming Hardware Manufacturers.
MAX 3000A devices include the JTAG BST circuitry defined by IEEE Std.
1149.1-1990.
Table 4
describes the JTAG instructions supported by
MAX 3000A devices. The pin-out tables starting on
page 39
of this data
sheet show the location of the JTAG control pins for each device. If the
JTAG interface is not required, the JTAG pins are available as user I/O
pins.
Table 4. MAX 3000A JTAG Instructions
JTAG Instruction
SAMPLE/PRELOAD
EXTEST
BYPASS
Description
Allows a snapshot of signals at the device pins to be captured and examined during
normal device operation, and permits an initial data pattern output at the device pins
Allows the external circuitry and board-level interconnections to be tested by forcing a
test pattern at the output pins and capturing test results at the input pins
Places the 1-bit bypass register between the
TDI
and
TDO
pins, which allows the BST
data to pass synchronously through a selected device to adjacent devices during normal
device operation
Selects the IDCODE register and places it between the
TDI
and
TDO
pins, allowing the
IDCODE to be serially shifted out of
TDO
Selects the 32-bit USERCODE register and places it between the
TDI
and
TDO
pins,
allowing the USERCODE value to be shifted out of
TDO
These instructions are used when programming MAX 3000A devices via the JTAG ports
with the MasterBlaster, ByteBlasterMV, or BitBlaster cable, or when using a Jam STAPL
file, JBC file, or SVF file via an embedded processor or test equipment
IDCODE
USERCODE
ISP Instructions
The instruction register length of MAX 3000A devices is 10 bits. The
IDCODE and USERCODE register length is 32 bits.
Tables 5
and
6
show
the boundary-scan register length and device IDCODE information for
MAX 3000A devices.
Altera Corporation
13