欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST90135M6 参数 Datasheet PDF下载

ST90135M6图片预览
型号: ST90135M6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16号位微控制器( MCU ), 16至64K的ROM 。 OTP或EPROM 。 512 2K的RAM - ST9 +系列\n [8/16-BIT MICROCONTROLLER (MCU) WITH 16 TO 64K ROM. OTP OR EPROM. 512 TO 2K RAM - ST9 + FAMILY ]
分类和应用: 微控制器可编程只读存储器电动程控只读存储器
文件页数/大小: 199 页 / 2805 K
品牌: ETC [ ETC ]
 浏览型号ST90135M6的Datasheet PDF文件第140页浏览型号ST90135M6的Datasheet PDF文件第141页浏览型号ST90135M6的Datasheet PDF文件第142页浏览型号ST90135M6的Datasheet PDF文件第143页浏览型号ST90135M6的Datasheet PDF文件第145页浏览型号ST90135M6的Datasheet PDF文件第146页浏览型号ST90135M6的Datasheet PDF文件第147页浏览型号ST90135M6的Datasheet PDF文件第148页  
ST90158 - MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)  
9.6 MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)  
9.6.1 Introduction  
Programmable address indication bit (wake-up  
bit) and user invisible compare logic to support  
multiple microcomputer networking. Optional  
character search function.  
The Multiprotocol Serial Communications Inter-  
face (SCI-M) offers full-duplex serial data ex-  
change with a wide range of external equipment.  
The SCI-M offers four operating modes: Asynchro-  
nous, Asynchronous with synchronous clock, Seri-  
al expansion and Synchronous.  
Internal diagnostic capabilities:  
– Local loopback for communications link fault  
isolation.  
– Auto-echo for communications link fault isola-  
tion.  
9.6.2 Main Features  
Full duplex synchronous and asynchronous  
operation.  
Separate interrupt/DMA channels for transmit  
Transmit, receive, line status, and device  
and receive.  
address interrupt generation.  
In addition, a Synchronous mode supports:  
Integral Baud Rate Generator capable of  
– High speed communication  
– Possibility of hardware synchronization (RTS/  
DCD signals).  
– Programmable polarity and stand-by level for  
data SIN/SOUT.  
– Programmable active edge and stand-by level  
for clocks CLKOUT/RXCL.  
– Programmable active levels of RTS/DCD sig-  
nals.  
– Full Loop-Back and Auto-Echo modes for DA-  
TA, CLOCKs and CONTROLs.  
dividing the input clock by any value from 2 to  
16  
2 -1 (16 bit word) and generating the internal  
16X data sampling clock for asynchronous  
operation or the 1X clock for synchronous  
operation.  
Fully programmable serial interface:  
– 5, 6, 7, or 8 bit word length.  
– Even, odd, or no parity generation and detec-  
tion.  
– 0, 1, 1.5, 2, 2.5, 3 stop bit generation.  
– Complete status reporting capabilities.  
– Line break generation and detection.  
Figure 76. SCI-M Block Diagram  
ST9 CORE BUS  
DMA  
CONTROLLER  
DMA  
CONTROLLER  
TRANSMIT  
BUFFER  
REGISTER  
ADDRESS  
COMPARE  
REGISTER  
RECEIVER  
BUFFER  
REGISTER  
RECEIVER  
SHIFT  
REGISTER  
TRANSMIT  
SHIFT  
REGISTER  
Frame Control  
and STATUS  
CLOCK and  
BAUD RATE  
GENERATOR  
ALTERNATE  
FUNCTION  
VA00169A  
SDS  
SOUT RTS  
TXCLK/CLKOUT RXCLK DCD  
SIN  
144/199  
9
 复制成功!