欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F877T-20PQ 参数 Datasheet PDF下载

PIC16F877T-20PQ图片预览
型号: PIC16F877T-20PQ
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器\n [8-Bit Microcontroller ]
分类和应用: 微控制器
文件页数/大小: 200 页 / 3338 K
品牌: ETC [ ETC ]
 浏览型号PIC16F877T-20PQ的Datasheet PDF文件第62页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第63页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第64页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第65页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第67页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第68页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第69页浏览型号PIC16F877T-20PQ的Datasheet PDF文件第70页  
PIC16F87X  
REGISTER 9-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 91h)  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
R/W-0  
RCEN  
R/W-0  
PEN  
R/W-0  
RSEN  
R/W-0  
R =Readable bit  
W = Writable bit  
U = Unimplemented bit,  
Read as ‘0’  
GCEN  
bit7  
ACKSTAT  
ACKDT  
ACKEN  
SEN  
bit0  
- n =Value at POR reset  
2
bit 7:  
bit 6:  
GCEN: General Call Enable bit (In I C slave mode only)  
1 = Enable interrupt when a general call address (0000h) is received in the SSPSR.  
0 = General call address disabled.  
2
ACKSTAT: Acknowledge Status bit (In I C master mode only)  
In master transmit mode:  
1 = Acknowledge was not received from slave  
0 = Acknowledge was received from slave  
2
bit 5:  
bit 4:  
ACKDT: Acknowledge Data bit (In I C master mode only)  
In master receive mode:  
Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.  
1 = Not Acknowledge  
0 = Acknowledge  
2
ACKEN: Acknowledge Sequence Enable bit (In I C master mode only).  
In master receive mode:  
1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically  
cleared by hardware.  
0 = Acknowledge sequence idle  
2
bit 3:  
RCEN: Receive Enable bit (In I C master mode only).  
2
1 = Enables Receive mode for I C  
0 = Receive idle  
2
bit 2:  
PEN: Stop Condition Enable bit (In I C master mode only).  
SCK release control  
1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Stop condition idle  
2
bit 1: RSEN: Repeated Start Condition Enabled bit (In I C master mode only)  
1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Repeated Start condition idle.  
2
bit 0: SEN: Start Condition Enabled bit (In I C master mode only)  
1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.  
0 = Start condition idle.  
2
Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I C module is not in the idle mode, this bit may not  
be set (no spooling), and the SSPBUF may not be written (or writes to the SSPBUF are disabled).  
DS30292B-page 66  
1999 Microchip Technology Inc.  
 复制成功!