·ç¬R¥b¾ÉÅéªÑ¥÷¦³--¤�½¥q
SPECIFICATION
RTL8019AS
I
I
Host memory read command.
Host memory write command. This pin is added to decode the
write command of a flash memory.
31
32
SMEMRB
SMEMWB
4.3. Memory Interface Pins (including BROM, EEPROM)
No.
75
Name
BCSB
Type
O
Description
BROM chip select. Active low signal, asserted when
BROM is read. RTL8019AS drives this pin low when
SA19-14 matches the selected BROM memory base
address and either of the 2 conditions below meets:
(1) SMEMRB is low
(2) SMEMWB is low and RTL8019AS's flash memory
write function is enabled.
76
66-69, 71-74
77-82, 84-85
[79]
[78]
[77]
EECS
BA21-14
BD7-0
[EESK]
[EEDI]
[EEDO]
O
O
I/O
O
O
I
9346 chip select. Active high signal, asserted when 9346
is read/write.
BROM address.
BROM data bus.
9346 serial data clock
9346 serial data input
9346 serial data output
The following pins are defined for jumper options. Their
states are latched at the falling edge of RSTDRV, then
they are changed to serve as the SRAM bus. Each of
them is internally pulled down by a 100KW resistor.
Therefore, the input will be low when left open and
high when pulled up by a 10K resistor externally.
[66]
[PNP]
I
When it is high in jumperless mode (i.e. JP=low), the
RTL8019AS is forced into Plug and Play mode
regardless of the contents of 9346.
The following pins are don't care in jumperless mode
(JP=low).
[72-71, 69-67]
[85-84, 82-81]
[77, 74]
[80-78]
65
[BS4-0]
[IOS3-0]
[PL1-0]
[IRQS2-0]
JP
I
I
I
I
I
Select BROM size and base address.
Select I/O base address.
Select network medium type.
Select one interrupt line among INT7-0.
When high, this pin selects jumper mode. When low, it
selects jumperless modes (including RT jumperless and
Plug and Play).
After RTL8019AS latches all jumper status upon power on reset, these pins
always*
reflect the value of BPAGE
register directly in BROM page mode. In normal mode, BA16-21 are not used and BA14-15 act as:
BROM Size
16K
32K
64K
7
BA14
high
SA14
SA14
BA15
high
high
SA15
8019AS.doc
2001-05-10
ETC [ ETC ]
