PIN DESCRIPTIONS
(Pin Numbers Refer to DIL Packages)
Gnd
(Pin 1) (ground): All voltages are measured with re-
spect to Gnd. V
CC
and REF should be bypassed directly
to Gnd with an 0.1µF or larger ceramic capacitor. The tim-
ing capacitor discharge current also returns to this pin, so
the lead from the oscillator timing capacitor to Gnd should
also be as short and as direct as possible.
PKLMT
(Pin 2) (peak limit): The threshold for PKLMT is
0.0V. Connect this input to the negative voltage on the
current sense resistor as shown in Figure 1. Use a resis-
tor to REF to offset the negative current sense signal up
to Gnd.
CA Out
(Pin 3) (current amplifier output): This is the out-
put of a wide-bandwidth op amp that senses line current
and commands the pulse width modulator (PWM) to force
the correct current. This output can swing close to Gnd,
allowing the PWM to force zero duty cycle when neces-
sary. The current amplifier will remain active even if the IC
is disabled. The current amplifier output stage is an NPN
emitter follower pull-up and an 8k resistor to ground.
I
SENSE
(Pin 4) (current sense minus): This is the inverting
input to the current amplifier. This input and the non-in-
verting input Mult Out remain functional down to and be-
low Gnd. Care should be taken to avoid taking these
inputs below –0.5V, because they are protected with di-
odes to Gnd.
Mult Out
(Pin 5) (multiplier output and current sense
plus): The output of the analog multiplier and the non-in-
verting input of the current amplifier are connected to-
gether at Mult Out. The cautions about taking I
SENSE
below –0.5V also apply to Mult Out. As the multiplier out-
put is a current, this is a high impedance input similar to
I
SENSE
, so the current amplifier can be configured as a
differential amplifier to reject Gnd noise. Figure 1 shows
an example of using the current amplifier differentially.
I
AC
(Pin 6) (input AC current): This input to the analog
multiplier is a current. The multiplier is tailored for very
low distortion from this current input (I
AC
) to Mult Out, so
this is the only multiplier input that should be used for
sensing instantaneous line voltage. The nominal voltage
on I
AC
is 6V, so in addition to a resistor from I
AC
to recti-
fied 60Hz, connect a resistor from I
AC
to REF. If the resis-
tor to REF is one fourth of the value of the resistor to the
rectifier, then the 6V offset will be cancelled, and the line
current will have minimal cross-over distortion.
VA Out
(Pin 7) (voltage amplifier output): This is the out-
put of the op amp that regulates output voltage. Like the
current amplifier, the voltage amplifier will stay active
even if the IC is disabled with either ENA or V
CC
. This
means that large feedback capacitors across the amplifier
will stay charged through momentary disable cycles. Volt-
age amplifier output levels below 1V will inhibit multiplier
output. The voltage amplifier output is internally limited to
approximately 5.8V to prevent overshoot. The voltage
amplifier output stage is an NPN emitter follower pull-up
and an 8k resistor to ground.
UC1854
UC2854
UC3854
V
RMS
(Pin 8) (RMS line voltage): The output of a boost
PWM is proportional to the input voltage, so when the line
voltage into a low-bandwidth boost PWM voltage regula-
tor changes, the output will change immediately and
slowly recover to the regulated level. For these devices,
the V
RMS
input compensates for line voltage changes if it
is connected to a voltage proportional to the RMS input
line voltage. For best control, the V
RMS
voltage should
stay between 1.5V and 3.5V.
REF
(Pin 9) (voltage reference output): REF is the output
of an accurate 7.5V voltage reference. This output is ca-
pable of delivering 10mA to peripheral circuitry and is in-
ternally short circuit current limited. REF is disabled and
will remain at 0V when V
CC
is low or when ENA is low.
Bypass REF to Gnd with an 0.1µF or larger ceramic ca-
pacitor for best stability.
ENA
(Pin 10) (enable): ENA is a logic input that will en-
able the PWM output, voltage reference, and oscillator.
ENA also will release the soft start clamp, allowing SS to
rise. When unused, connect ENA to a +5V supply or pull
ENA high with a 22k resistor. The ENA pin is not intended
to be used as a high speed shutdown to the PWM output.
V
SENSE
(Pin 11) (voltage amplifier inverting input): This is
normally connected to a feedback network and to the
boost converter output through a divider network.
R
SET
(Pin 12) (oscillator charging current and multiplier
limit set): A resistor from R
SET
to ground will program os-
cillator charging current and maximum multiplier output.
Multiplier output current will not exceed 3.75V divided by
the resistor from R
SET
to ground.
SS
(Pin 13) (soft start): SS will remain at Gnd as long as
the IC is disabled or V
CC
is too low. SS will pull up to over
8V by an internal 14µA current source when both V
CC
be-
comes valid and the IC is enabled. SS will act as the ref-
erence input to the voltage amplifier if SS is below REF.
With a large capacitor from SS to Gnd, the reference to
the voltage regulating amplifier will rise slowly, and in-
crease the PWM duty cycle slowly. In the event of a dis-
able command or a supply dropout, SS will quickly
discharge to ground and disable the PWM.
C
T
(Pin 14) (oscillator timing capacitor): A capacitor from
C
T
to Gnd will set the PWM oscillator frequency accord-
ing to this relationship:
F
=
1.25
R
SET
×
C
T
V
CC
(Pin 15) (positive supply voltage): Connect V
CC
to a
stable source of at least 20mA above 17V for normal op-
eration. Also bypass V
CC
directly to Gnd to absorb supply
current spikes required to charge external MOSFET gate
capacitances. To prevent inadequate GT Drv signals,
these devices will be inhibited unless V
CC
exceeds the
upper under-voltage lockout threshold and remains
above the lower threshold.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
4
ETC [ ETC ]
