TPS54311, TPS54312
TPS54313, TPS54314
TPS54315, TPS54316
SLVS416 – FEBRUARY 2002
electrical characteristics, T = –40°C to 125°C, V = 3 V to 6 V (unless otherwise noted)
J
I
PARAMETER
SUPPLY VOLTAGE, VIN
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Input voltage range at VIN
Quiescent current
3.0
6.0
9.6
V
Fs = 350 kHz, FSEL ≤ 0.8 V, RT open,
Phase pin open
6.2
mA
Fs = 550 kHz, FSEL ≥ 2.5 V, RT open,
Phase pin open
I
Q
8.4
1
12.8
1.4
mA
mA
Shutdown, SS/ENA = 0 V
UNDER VOLTAGE LOCK OUT
V
V
V
Start threshold voltage at UVLO
Stop threshold voltage at UVLO
Hysteresis voltage at UVLO
2.95
2.80
0.16
2.5
3.0
V
V
IT(start)
IT(stop)
hys
2.70
0.14
V
t , t
f
Rising and falling edge deglitch at UVLO
See Note 1
µs
r
BIAS VOLTAGE
Output voltage at VBIAS
Output current at VBIAS
OUTPUT VOLTAGE
I
= 0
2.70
2.80
2.90
100
V
VBIAS
See Note 2
µA
T = 25°C,
VIN = 5.0 V
0.9
1.2
1.5
1.8
2.5
3.3
V
V
V
V
V
V
J
TPS54311
TPS54312
TPS54313
TPS54314
TPS54315
TPS54316
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3A, –40 ≤ T ≤ 125
–2.5%
–2.5%
–2.5%
–3%
2.5%
2.5%
2.5%
3%
J
T = 25°C, VIN = 5.0 V
J
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3 A, –40 ≤ T ≤ 125
J
T = 25°C, VIN = 5.0V
J
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3 A, –40 ≤ T ≤ 125
J
V
O
Output voltage
T = 25°C, VIN = 5.0 V
J
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3 A, –40 ≤ T ≤ 125
J
T = 25°C, VIN = 5.0V
J
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3 A, –40 ≤ T ≤ 125
–3%
3%
J
T = 25°C, VIN = 5.0V
J
3 ≤ VIN ≤ 6 V, 0 ≤ IL ≤ 3 A, –40 ≤ T ≤ 125
–3%
3%
J
REGULATION
Line regulation
I
= 1.5A, 350 ≤ fs ≤ 550 kHz, T = 85°C,
J
L
0.21
0.21
%/V
%/A
See Note 1, 3
I = 0 to 3A, 350 ≤ fs ≤ 550 kHz, T = 85°C,
L
Load regulation
J
See Notes 1 and 3
NOTES: 1. Ensured by design
2. Static resistive loads only
3. Tested using circuit in Figure 9
4
www.ti.com
ETC [ ETC ]
