欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6433846XXXH 参数 Datasheet PDF下载

HD6433846XXXH图片预览
型号: HD6433846XXXH
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器\n [Microcontroller ]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 524 页 / 1465 K
品牌: ETC [ ETC ]
 浏览型号HD6433846XXXH的Datasheet PDF文件第516页浏览型号HD6433846XXXH的Datasheet PDF文件第517页浏览型号HD6433846XXXH的Datasheet PDF文件第518页浏览型号HD6433846XXXH的Datasheet PDF文件第519页浏览型号HD6433846XXXH的Datasheet PDF文件第520页浏览型号HD6433846XXXH的Datasheet PDF文件第521页浏览型号HD6433846XXXH的Datasheet PDF文件第523页浏览型号HD6433846XXXH的Datasheet PDF文件第524页  
HITACHI SEMICONDUCTOR TECHNICAL UPDATE  
DATE  
TN-H8*-171A/E  
No.  
25 May 2000  
THEME  
Attention on use Timer F  
Spec. change  
Supplement of Documents  
Limitation on  
CLASSIFICATION  
PRODUCT NAME  
Lot No. etc.  
H8/3887 series, H8/3847 series, H8/3867 series,  
H8/3827 series, H8/3847R series,  
All Lot  
H8/3827R series, H8/3802 series  
Effective Date  
Eternal  
H8/3887 series, H8/3847 series Hardware Manual Rev. 2.0  
H8/3867 series, H8/3827 series Hardware Manual Rev. 3.0  
H8/3847R series, H8/3827R series, H8/3802 series  
Hardware Manual Rev. 1.0  
REFERENCE  
DOCUMENTS  
From  
We appreciate your selection of Hitachi microcomputers.  
We inform you of additional information for Hitachi single chip  
microcomputer H8/3887/47/67/27/47R/27R series, H8/3802 series Hardware Manual.  
<Additional contents>  
9.4 Timer F ---(For H8/3887/47 series, in section 9.4 on P 197. For H8/3867/27 series,  
in section 9.4 on P 194. For H8/3827R series, in section 9.4 on P 193.  
For H8/3847R series, in section 9.4 on P203. For H8/3802 series,  
in section 9.3 on P 174)  
9.4.5 Application Notes ---(For H8/3887/47 series, in section 9.4.5 on P 214.  
For H8/3867/27 series, in section 9.4.5 on P 212.  
For H8/3827R series, in section 9.4.5 on P 210.  
For H8/3847R series, in section 9.4.5 on P 220.  
For H8/3802 series, in section 9.3.5 on P192)  
(3) Clear timer FH, timer FL interrupt request flags (IRRTFH, IRRTFL), timer overflow flags  
H, L (OVFH, OVFL) and compare match flags H, L (CMFH, CMFL)  
When f w/4 is selected as the internal clock, “Interrupt factor generation signal” will be operated  
with f w and the signal will be outputted with f w width.  
And, “Overflow signal” and “Compare match signal” are controlled with 2 cycles of f w signals.  
Those signals are outputted with 2 cycles width of f w. (Figure1)  
In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the  
term of validity of “Interrupt factor generation signal” , same interrupt request flag is set. (Figure 1-1).  
And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of  
“Overflow signal” and “Compare match signal”.  
1
 复制成功!