欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCT2303N 参数 Datasheet PDF下载

PCT2303N图片预览
型号: PCT2303N
PDF下载: 下载PDF文件 查看货源
内容描述: PCT2303N的AMR和MDC / PCT303A / PCT303L\n [PCT2303N for AMR & MDC/PCT303A/PCT303L ]
分类和应用: PC
文件页数/大小: 40 页 / 643 K
品牌: ETC [ ETC ]
 浏览型号PCT2303N的Datasheet PDF文件第18页浏览型号PCT2303N的Datasheet PDF文件第19页浏览型号PCT2303N的Datasheet PDF文件第20页浏览型号PCT2303N的Datasheet PDF文件第21页浏览型号PCT2303N的Datasheet PDF文件第23页浏览型号PCT2303N的Datasheet PDF文件第24页浏览型号PCT2303N的Datasheet PDF文件第25页浏览型号PCT2303N的Datasheet PDF文件第26页  
PCT2303N DATA SHEET  
CONTROL REGISTERS  
!!  
GPIO Pin Status  
(Register 54h, R/W)  
GI[15:10]  
13 12  
Reserved  
GI[5:0]  
15  
14  
11  
10  
9
8
7
6
5
4
3
2
1
0
Reset settings = xxxxh  
The GPIO status register is a read/write register that reflects the state of all GPIO pins (inputs and outputs) on slot  
12. The value of all GPIO pin inputs and outputs comes from each frame on slot 12, but is also available for reading  
as GPIO pin status through the standard slot 1 and 2 command address/data protocols. GPIO inputs configured as  
sticky are cleared by writing a 0 to the corresponding bit of this register. This should be the last event before setting  
the AC’97 MLNK bit.  
Bits corresponding to unimplemented GPIO pins should be forced to zero in this register and input slot 12.  
GPIO bits that have been programmed as inputs and sticky, upon transition (high-to-low or low-to-high), cause the  
individual GI bit to go asserted to 1, and remain asserted until a write of 0 to that bit. The only way to set the desired  
value of a GPIO output pin is to set the control bit in output slot 12.  
If configured as an input, the default value after register reset is always the state of the GPIO pin.  
PC-TEL, Inc.  
22  
2303N0DOCDAT10A-0899  
 复制成功!