欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R47(18SOP-A) 参数 Datasheet PDF下载

HT46R47(18SOP-A)图片预览
型号: HT46R47(18SOP-A)
PDF下载: 下载PDF文件 查看货源
内容描述: 模拟IC\n [Analog IC ]
分类和应用: 模拟IC
文件页数/大小: 45 页 / 293 K
品牌: ETC [ ETC ]
 浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第26页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第27页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第28页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第29页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第31页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第32页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第33页浏览型号HT46R47(18SOP-A)的Datasheet PDF文件第34页  
HT46R47  
CALL addr  
Subroutine call.  
Description  
The instruction unconditionally calls a subroutine located at the indicated  
address. The program counter increments once to obtain the address of the  
next instruction, and pushes this onto the stack. The indicated address is  
then loaded. Program execution continues with the instruction at this ad-  
dress.  
Operation  
Stack ¬ PC+1  
PC ¬ addr  
Affected flag(s)  
TC2 TC1 TO PD OV  
Z
AC  
C
¾
¾
¾
¾
¾
¾
¾
¾
CLR [m]  
Clear data memory.  
Description  
Operation  
The contents of the specified data memory are cleared to 0.  
[m] ¬ 00H  
Affected flag(s)  
TC2 TC1 TO PD OV  
Z
AC  
C
¾
¾
¾
¾
¾
¾
¾
¾
CLR [m].i  
Clear bit of data memory.  
Description  
Operation  
The bit i of the specified data memory is cleared to 0.  
[m].i ¬ 0  
Affected flag(s)  
TC2 TC1 TO PD OV  
Z
AC  
C
¾
¾
¾
¾
¾
¾
¾
¾
CLR WDT  
Clear Watchdog Timer.  
Description  
The WDT and the WDT Prescaler are cleared (re-counting from 0). The  
power down bit (PD) and time-out bit (TO) are cleared.  
Operation  
WDT and WDT Prescaler ¬ 00H  
PD and TO ¬ 0  
Affected flag(s)  
TC2 TC1 TO PD OV  
Z
AC  
C
¾
¾
0
0
¾
¾
¾
¾
Rev. 1.40  
30  
July 18, 2001  
 复制成功!