欢迎访问ic37.com |
会员登录 免费注册
发布采购

VS1000D-L 参数 Datasheet PDF下载

VS1000D-L图片预览
型号: VS1000D-L
PDF下载: 下载PDF文件 查看货源
内容描述: VLSI [VLSI]
分类和应用:
文件页数/大小: 25 页 / 1639 K
品牌: ETC [ ETC ]
 浏览型号VS1000D-L的Datasheet PDF文件第1页浏览型号VS1000D-L的Datasheet PDF文件第2页浏览型号VS1000D-L的Datasheet PDF文件第3页浏览型号VS1000D-L的Datasheet PDF文件第4页浏览型号VS1000D-L的Datasheet PDF文件第6页浏览型号VS1000D-L的Datasheet PDF文件第7页浏览型号VS1000D-L的Datasheet PDF文件第8页浏览型号VS1000D-L的Datasheet PDF文件第9页  
VS1000
3.2
Recommended Operating Conditions
Symbol
Parameter
Operating temperature
Analog and digital ground
1
Regulator input voltage
2
Analog positive supply
3
Digital positive supply
3
I/O positive supply
3
Input clock frequency
4
Internal clock frequency, USB connected
Internal clock frequency, USB disconnected
Master clock duty cycle
1
2
3 CHARACTERISTICS & SPECIFICATIONS
Min
-40
AVDD+0.3
2.75
2.2
1.8
12
48
12
40
Typ
0.0
4.0
2.8
2.3
2.8
12
5
Max
+85
5.25
3.6
2.65
3.6
13
48
48
60
AGND DGND
VHIGH
AVDD
CVDD
IOVDD
XTALI
CLKU
CLKI
50
Unit
C
V
V
V
V
V
MHz
MHz
MHz
%
Must be connected together as close the device as possible for latch-up immunity.
At least 4.0 V is required for compliant USB level.
3
Regulator output of the device.
4
The maximum sample rate that can be played with correct speed is XTALI/256. With 12 MHz
XTALI sample rates over 46875 Hz are played at 46875 Hz.
5
To be able to use USB, XTALI must be 12 MHz.
3.3
Analog Characteristics of Audio Outputs
Unless otherwise noted:
AVDD=2.8V, CVDD=2.4V, IOVDD=2.8V, TA=-40..+85
C, XTALI=12 MHz,
Internal Clock Multiplier
3.0×.
DAC tested with full-scale output sinewave, measurement bandwidth
20..20000 Hz, analog output load: LEFT to CBUF 30
Ω,
RIGHT to CBUF 30
Ω.
Parameter
DAC Resolution
Dynamic range (DAC unmuted, A-weighted, min gain)
S/N ratio (full scale signal, no load)
S/N ratio (full scale signal, 30 ohm load)
Total harmonic distortion, max level, no load
Total harmonic distortion, max level, 30 ohm load
Crosstalk (L/R to R/L), 30 ohm load, without CBUF
1
Crosstalk (L/R to R/L), 30 ohm load, with CBUF
Gain mismatch (L/R to R/L)
Frequency response
Full scale output voltage
Deviation from linear phase
Analog output load resistance
Analog output load capacitance
DC level (CBUF, LEFT, RIGHT)
CBUF disconnect current (short-circuit protection)
1
Symbol
IDR
SNR
SNRL
THD
THDL
XTALK1
XTALK2
GERR
AERR
LEVEL
PH
AOLR
AOLC
Min
75
Typ
18
96
92
90
0.01
0.1
75
54
Max
0.3
-0.5
-0.05
450
530
0
30
2
0.5
0.05
600
5
100
3
Unit
bits
dB
dB
dB
%
%
dB
dB
dB
dB
mVrms
1.1
130
1.3
200
pF
V
mA
Loaded from Left/Right pin to analog ground via 100
µF
capacitors.
2
AOLR may be lower than
Typical,
but distortion performance may be compromised. Also,
there is a maximum current that the internal regulators can provide.
3
CBUF must have external 10
+ 47 nF load, LEFT and RIGHT must have external 20
+
10 nF load for optimum stability and ESD tolerance.
Version: 1.4, 2011-10-06
5