欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8FMC04100QKSG 参数 Datasheet PDF下载

Z8FMC04100QKSG图片预览
型号: Z8FMC04100QKSG
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采-R电机控制闪存MCU [Z8 Encore-R Motor Control Flash MCUs]
分类和应用: 闪存微控制器和处理器外围集成电路电机时钟
文件页数/大小: 402 页 / 4558 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8FMC04100QKSG的Datasheet PDF文件第85页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第86页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第87页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第88页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第90页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第91页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第92页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第93页  
Z8FMC16100 Series Flash MCU  
Product Specification  
67  
Pulse-Width Modulator  
The Z8FMC16100 Series Flash MCU includes a Pulse-Width Modulator (PWM) opti-  
mized for Motor Control applications. The PWM features include:  
6 independent PWM outputs or 3 complementary PWM output pairs  
Programmable deadband insertion for complementary output pairs  
Edge-aligned or center-aligned PWM signal generation  
PWM OFF state is option-bit-programmable  
PWM outputs driven to OFF state on System Reset  
Asynchronous disabling of PWM outputs on system fault; outputs are forced to OFF  
state  
FAULT inputs generate pulse-by-pulse or hard shutdown  
12-bit reload counter with 1-, 2-, 4-, or 8-bit programmable clock prescaler  
High current source and sink on all PWM outputs  
PWM pairs can be used as general-purpose inputs when outputs are disabled  
Analog-to-digital converter synchronized with PWM period  
Narrow pulse suppression with programmable threshold  
Architecture  
The PWM unit consists of a master timer to generate the modulator time base and six inde-  
pendent compare registers to set the pulse-width modulation for each output. The six out-  
puts are designed to provide control signals for inverter drive circuits. As such, the outputs  
are grouped into pairs consisting of a High driver and a Low driver output. The output  
pairs are programmable to operate independently or as complementary signals. In comple-  
mentary output mode, a programmable dead time is inserted to ensure nonoverlapping sig-  
nal transitions. The master count and compare values feed into modulator logic that  
generates the proper transitions in the output states. Output polarity and fault/OFF state  
control logic allows programming of the default OFF states, which forces the outputs to a  
safe state in the event a fault in the motor drive is detected.  
Figure 7 illustrates the architecture of the PWM modulator.  
PS024604-1005  
P R E L I M I N A R Y  
Architecture  
 复制成功!