Z8FMC16100 Series Flash MCU
Product Specification
141
Table 77. LIN-UART Baud Rate Low Byte Register (U0BRL)
7
BITS
FIELD
RESET
R/W
6
5
4
3
2
1
0
BRL
FFH
R/W
F47H
ADDR
The LIN-UART data rate is calculated using the following equation for standard UART
modes. For LIN protocol, the Baud Rate registers must be programmed with the baud
period rather than 1/16 baud period.
Note: The UART must be disabled when updating the Baud Rate registers because the high and
low registers must be written independently.
The LIN-UART data rate is calculated using the following equation for standard UART
operation:
System Clock Frequency (Hz)
UART Data Rate (bits per second) =
16 x UART Baud Rate Divisor Value
The LIN-UART data rate is calculated using the following equation for LIN mode UART
operation:
System Clock Frequency (Hz)
UART Data Rate (bits per second) =
UART Baud Rate Divisor Value
For a given LIN-UART data rate, the integer baud rate divisor value is calculated using the
following equation for standard UART operation:
System Clock Frequency (Hz)
-------------------------------------------------------------------------------
16xUART Data Rate (bits/s)
UART Baud Rate Divisor Value (BRG) = Round
For a given LIN-UART data rate, the integer baud rate divisor value is calculated using the
following equation for LIN mode UART operation:
System Clock Frequency (Hz)
-------------------------------------------------------------------------------
UART Data Rate (bits/s)
UART Baud Rate Divisor Value (BRG) = Round
PS024604-1005
P R E L I M I N A R Y
LIN-UART Baud Rate High and Low Byte
ZILOG [ ZILOG, INC. ]
