欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F2401VN020SC 参数 Datasheet PDF下载

Z8F2401VN020SC图片预览
型号: Z8F2401VN020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采微控制器与闪存和10位A / D转换器 [Z8 Encore Microcontrollers with Flash Memory and 10-Bit A/D Converter]
分类和应用: 转换器闪存微控制器
文件页数/大小: 246 页 / 1767 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F2401VN020SC的Datasheet PDF文件第80页浏览型号Z8F2401VN020SC的Datasheet PDF文件第81页浏览型号Z8F2401VN020SC的Datasheet PDF文件第82页浏览型号Z8F2401VN020SC的Datasheet PDF文件第83页浏览型号Z8F2401VN020SC的Datasheet PDF文件第85页浏览型号Z8F2401VN020SC的Datasheet PDF文件第86页浏览型号Z8F2401VN020SC的Datasheet PDF文件第87页浏览型号Z8F2401VN020SC的Datasheet PDF文件第88页  
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x  
Z8 Encore!®  
66  
5. Configure the associated GPIO port pin for the Timer Input alternate function.  
6. Write to the Timer Control register to enable the timer.  
7. Counting begins on the first appropriate transition of the Timer Input signal. No  
interrupt is generated by this first edge.  
In Capture/Compare mode, the elapsed time from timer start to Capture event can be cal-  
culated using the following equation:  
(Capture Value Start Value) × Prescale  
---------------------------------------------------------------------------------------------------------  
Capture Elapsed Time (s) =  
System Clock Frequency (Hz)  
Reading the Timer Count Values  
The current count value in the timers can be read while counting (enabled). This capability  
has no effect on timer operation. When the timer is enabled and the Timer High Byte reg-  
ister is read, the contents of the Timer Low Byte register are placed in a holding register. A  
subsequent read from the Timer Low Byte register returns the value in the holding register.  
This operation allows accurate reads of the full 16-bit timer count value while enabled.  
When the timers are not enabled, a read from the Timer Low Byte register returns the  
actual value in the counter.  
Timer Output Signal Operation  
Timer Output is a GPIO Port pin alternate function. Generally, the Timer Output is toggled  
every time the counter is reloaded.  
Timer Control Register Definitions  
Timers 0–2 are available in all packages. Timer 3 is available only in the 64-, 68- and 80-  
pin packages.  
Timer 0-3 High and Low Byte Registers  
The Timer 0-3 High and Low Byte (TxH and TxL) registers (Tables 38 and 39) contain the  
current 16-bit timer count value. When the timer is enabled, a read from TxH causes the  
value in TxL to be stored in a temporary holding register. A read from TMRL always  
returns this temporary register when the timers are enabled. When the timer is disabled,  
reads from the TMRL reads the register directly.  
Writing to the Timer High and Low Byte registers while the timer is enabled is not recom-  
mended. There are no temporary holding registers available for write operations, so simul-  
taneous 16-bit writes are not possible. If either the Timer High or Low Byte registers are  
PS017610-0404  
Timers  
 复制成功!