Z8 Encore! XP® F08xA Series
Product Specification
27
set to 1, the STOP Mode Recovery occurred because of a WDT time-out. If the STOPbit
is 1 and the WDTbit is 0, the STOP Mode Recovery was not caused by a WDT time-out.
This bit is reset by a Power-On Reset or a WDT time-out that occurred while not in STOP
mode. Reading this register also resets this bit.
WDT—Watch-Dog Timer Time-Out Indicator
If this bit is set to 1, a WDT time-out occurred. A Power-On Reset resets this pin. A STOP
Mode Recovery from a change in an input pin also resets this bit. Reading this register
resets this bit. This read must occur before clearing the WDT interrupt.
EXT—External Reset Indicator
If this bit is set to 1, a Reset initiated by the external RESET pin occurred. A Power-On
Reset or a STOP Mode Recovery from a change in an input pin resets this bit. Reading this
register resets this bit.
Reserved—Must be 0.
PS024705-0405
P R E L I M I N A R Y
Reset and STOP Mode Recovery
ZILOG [ ZILOG, INC. ]
