Z8 Encore! XP® F08xA Series
Product Specification
224
IrDA data 106
receiving UART data-interrupt-driven method
89
sources 20
RET 177
return 177
receiving UART data-polled method 88
register 172
Return Information 216
RL 177
ADC control (ADCCTL) 117, 119
ADC data high byte (ADCDH) 120
ADC data low bits (ADCDL) 120
flash control (FCTL) 134, 140
flash high and low byte (FFREQH and
FREEQL) 136
flash page select (FPS) 135, 136
flash status (FSTAT) 134
GPIO port A-H address (PxADDR) 37
GPIO port A-H alternate function sub-regis-
ters 39
RLC 177
rotate and shift instuctions 177
rotate left 177
rotate left through carry 177
rotate right 177
rotate right through carry 177
RP 173
RR 172, 177
rr 172
RRC 177
GPIO port A-H control address (PxCTL) 38
GPIO port A-H data direction sub-registers
39
OCD control 158
OCD status 159
S
SBC 174
SCF 175
second opcode map after 1FH 190
set carry flag 175
set register pointer 175
shift right arithmatic 177
shift right logical 178
signal descriptions 8
single-sho conversion (ADC) 110
software trap 177
source operand 173
SP 173
UARTx baud rate high byte (UxBRH) 101
UARTx baud rate low byte (UxBRL) 101
UARTx Control 0 (UxCTL0) 98, 101
UARTx control 1 (UxCTL1) 99
UARTx receive data (UxRXD) 96
UARTx status 0 (UxSTAT0) 96
UARTx status 1 (UxSTAT1) 97
UARTx transmit data (UxTXD) 95
watch-dog timer control (WDTCTL) 26, 82,
123, 163
watch-dog timer reload high byte (WDTH)
83
watch-dog timer reload low byte (WDTL)
83
watch-dog timer reload upper byte (WDTU)
83
SRA 177
src 173
SRL 178
SRP 175
stack pointer 173
STOP 176
stop mode 28, 176
stop mode recovery
sources 24
using a GPIO port pin transition 25, 26
using watch-dog timer time-out 25
SUB 174
register file 12
register pair 172
register pointer 173
reset
and stop mode characteristics 19
and stop mode recovery 19
carry flag 175
subtract 174
subtract - extended addressing 174
PS024705-0405
P R E L I M I N A R Y
Index
ZILOG [ ZILOG, INC. ]
