Z8 Encore! XP® 4K Series
Product Specification
255
IrDA data 111
receiving UART data-interrupt-driven method
94
receiving UART data-polled method 93
register 193
sources 22
RET 198
return 198
RL 198
RLC 198
ADC control (ADCCTL) 124, 126
ADC data high byte (ADCDH) 127
ADC data low bits (ADCDL) 127
flash control (FCTL) 144, 150, 151
flash high and low byte (FFREQH and
FREEQL) 147
rotate and shift instuctions 198
rotate left 198
rotate left through carry 198
rotate right 198
rotate right through carry 198
RP 194
flash page select (FPS) 145, 146
flash status (FSTAT) 145
GPIO port A-H address (PxADDR) 41
GPIO port A-H alternate function sub-regis-
ters 43
RR 193, 198
rr 193
RRC 198
GPIO port A-H control address (PxCTL) 42
GPIO port A-H data direction sub-registers
42
S
SBC 195
SCF 196
OCD control 177
second opcode map after 1FH 211
set carry flag 196
set register pointer 196
shift right arithmatic 198
shift right logical 199
signal descriptions 9
single-sho conversion (ADC) 115
software trap 198
source operand 194
SP 194
SRA 198
src 194
SRL 199
SRP 196
stack pointer 194
STOP 197
OCD status 178
UARTx baud rate high byte (UxBRH) 106
UARTx baud rate low byte (UxBRL) 106
UARTx Control 0 (UxCTL0) 103, 106
UARTx control 1 (UxCTL1) 104
UARTx receive data (UxRXD) 101
UARTx status 0 (UxSTAT0) 101
UARTx status 1 (UxSTAT1) 103
UARTx transmit data (UxTXD) 100
watch-dog timer control (WDTCTL) 28, 86,
131, 183
watch-dog timer reload high byte (WDTH)
87
watch-dog timer reload low byte (WDTL)
88
watch-dog timer reload upper byte (WDTU)
87
register file 13
register pair 193
register pointer 194
stop mode 29, 197
stop mode recovery
sources 25, 27
using a GPIO port pin transition 26, 27
using watch-dog timer time-out 26
SUB 195
reset
and stop mode characteristics 21
and stop mode recovery 20
carry flag 196
subtract 195
subtract - extended addressing 195
subtract with carry 195
PS022815-0206
Index
ZILOG [ ZILOG, INC. ]
