Z8018x Family
MPU User Manual
39
If the BREXT bit of the CPU Control Register (CCR) is cleared, asserting
the BUSREQ does not cause the Z8S180/Z8L180-class processors to exit
STANDBY mode.
If STANDBY mode is exited because of a reset or an external interrupt,
the Z8S180/Z8L180-class processors remains relinquished from the
system bus as long as BUSREQ is active.
STANDBY Mode EXit with External Interrupts
STANDBY mode can be exited by asserting input NMI. The STANDBY
mode may also exit by asserting INT0. INT1 or INT2, depending on the
conditions specified in the following paragraphs.
INT0 wake-up requires assertion throughout duration of clock
17
stabilization time (2 clocks).
If exit conditions are met, the internal counter provides time for the
crystal oscillator to stabilize, before the internal clocking and the system
clock output within the Z8S180/Z8L180-class processors resume.
•
Exit with Non-Maskable Interrupts
If NMI is asserted, the CPU begins a normal NMI interrupt
acknowledge sequence after clocking resumes.
•
Exit with External Maskable Interrupts
If an External Maskable Interrupt input is asserted, the CPU responds
according to the status of the Global Interrupt Enable Flag IEF1
(determined by the ITE1 bit) and the settings of the corresponding
interrupt enable bit in the Interrupt/Trap Control Register (ITC: I/O
Address = 34H).
If an interrupt source is disabled in the ITC, asserting the corresponding
interrupt input does not cause the Z8S180/Z8L180-class processors to
exit STANDBY mode. This condition is true regardless of the state of the
Global Interrupt Enable Flag IEF1.
UM005001-ZMP0400
ZILOG [ ZILOG, INC. ]
